On the effect of width of metallic armchair graphene nanoribbons in plasmonic waveguide applications

2012 7th IEEE International Conference on Nano/Micro Engineered and Molecular Systems, NEMS 2012

Volumn , Issue , 2012, Pages 623-626

  Smaili, Sami ^a   Singal, Vikas ^a   Massoud, Yehia ^a  

^a University of Alabama at Birmingham   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ARMCHAIR GRAPHENE NANORIBBONS; CONDUCTIVITY PROPERTIES; DIELECTRIC FUNCTIONS; DISPERSION RELATIONS; ELECTRONIC SYSTEMS; GRAPHENE LAYERS; GRAPHENE NANO-RIBBON; GRAPHENE NANORIBBONS; NUMERICAL TECHNIQUES; ONE DIMENSION; PLANAR STRUCTURE; PLASMON OSCILLATIONS; PLASMON PROPAGATION; PLASMONIC WAVEGUIDES; PROPAGATION PROPERTIES; RANDOM PHASE APPROXIMATIONS; SURFACE PLASMON OSCILLATION;

APPROXIMATION ALGORITHMS; ELECTRONIC PROPERTIES; NANOSTRUCTURES; OPTICAL WAVEGUIDES; PLASMONS;

GRAPHENE;

EID: 84861551003     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/NEMS.2012.6196853     Document Type: Conference Paper

References (80)

1. A. Geim and K. Novoselov, "The Rise of Graphene," Nature Materials, vol. 6, 2007.
2. A. Nieuwoudt and Y. Massoud, "Variability-aware multilevel integrated spiral inductor synthesis," IEEE TCAD, Dec. 2006.
3. -, "Multi-level Approach for Integrated Spiral Inductor Optimization," IEEE DAC, 2005.
4. A. Nieuwoudt, T. Ragheb, and Y. Massoud, "SOC-NLNA: synthesis and optimization for fully integrated narrow-band CMOS low noise amplifiers," IEEE DAC, 2006.
5. A. Nieuwoudt and Y. Massoud, "Robust automated synthesis methodology for integrated spiral inductors with variability," IEEE ICCAD, 2005.
6. A. Nieuwoudt, M. McCorquodale, R. Borno, and Y. Massoud, "Efficient analytical modeling techniques for rapid integrated spiral inductor prototyping," IEEE CICC, 2005.
7. T. Ragheb, S. Kirolos, J. Laska, M. Strauss, A. Gilbert, R. Baraniuk, and Y. Massoud, "Implementation models for analog-to-information conversion via random sampling," IEEE MWSCAS, 2007.
8. A. Nieuwoudt, M. McCorquodale, R. Borno, and Y. Massoud, "Accurate analytical spiral inductor modeling techniques for efficient design space exploration," IEEE EDL, December 2006.
9. A. Nieuwoudt and Y. Massoud, "Analytical wide-band modeling of high frequency resistance in integrated spiral inductors," Analog Integrated Circuits and Signal Processing, February 2007.
10. S. Kirolos, T Ragheb, J. Laska, M. Duarte, Y. Massoud, and R. Baraniuk, "Practical Issues in Implementing Analog-to-Information Converters," IEEE IWSOC, 2006.
11. A. Nieuwoudt and Y. Massoud, "Efficient modeling of substrate eddy currents for integrated spiral inductor design automation," IEEE MWSCAS, 2005.
12. T. Ragheb, A. Nieuwoudt, and Y. Massoud, "Efficient modeling of integrated narrow-band low noise amplifiers for design space exploration," IEEE GLSVLSI, 2006.
13. A. Nieuwoudt, T. Ragheb, and Y. Massoud, "Hierarchical optimization methodology for wideband low noise amplifiers," IEEE ASP-DAC, 2007.
14. T. Ragheb, J. N. Laska, H. Nejati, S. Kirolos, R. G. Baraniuk, and Y. Massoud, "A prototype hardware for random demodulation based compressive analog-to-digital conversion," IEEE MWSCAS, 2008.
15. A. Nieuwoudt, T. Ragheb, H. Nejati, and Y. Massoud, "Increasing manufacturing yield for wideband RF CMOS LNAs in the presence of process variations," IEEE ISQED, 2007.
16. -, "Numerical design optimization methodology for wideband and multi-band inductively degenerated cascode CMOS low noise amplifiers," IEEE TCAS I, June 2009.
17. T Ragheb, A. Nieuwoudt, and Y. Massoud, "Modeling of 3.1-10.6 GHz CMOS Filter-Based Low Noise Amplifier for Ultra-Wideband Receivers," IEEE WAMICON, 2006.
18. H. Najati, T Ragheb, A. Nieuwoudt, and Y. Massoud, "Modeling and design of ultrawideband low noise amplifiers with generalized impedance matching networks," IEEE ISCAS, 2007.
19. A. Nieuwoudt and Y. Massoud, "Optimizing the Design of Tunable Spiral Inductors for On-Chip Wireless Applications," IEEE WAMICON, 2006.
20. H. Nejati, T. Ragheb, A. Nieuwoudt, and Y. Massoud, "Analytical modeling methodology for ultrawideband low noise amplifiers with generalized filter-based impedance matching," Analog Integrated Circuits and Signal Processing, May 2007.
21. A. Nieuwoudt, T. Ragheb, and Y. Massoud, "Systematic Design Optimization Methodology for Multi-Band CMOS Low Noise Amplifiers," IEEE ISVLSI, 2007.
22. H. Nejati, T. Ragheb, and Y. Massoud, "On the design of customizable low-voltage common-gate LNA-mixer pair using current and charge reusing techniques," IEEE GLSVLSI, 2008.
23. S. Pfetsch, T. Ragheb, J. Laska, H. Nejati, A. Gilbert, M. Strauss, R. Baraniuk, and Y. Massoud, "On the Feasibility of Hardware Implementation of Sub-Nyquist Random-Sampling Based Analog-to-Information Conversion," IEEE ISCAS, 2008.
24. Y. Massoud, A. Nieuwoudt, and T. Ragheb, "Automated design solutions for fully integrated narrow-band low noise amplifiers," IEEE IWSOC, 2006.
25. A. Nieuwoudt and Y. Massoud, "Design optimization of switchable multi-port spiral inductors," Springer ALOG, June 2007.
26. M. A. Y. Massoud and A. Nieuwoudt, "On the Selection of Spectral Zeros for Generating Passive Reduced Order Models," IEEE IWSOC, 2006.
27. H. Nejati, T. Ragheb, and Y. Massoud, "Analytical Modeling of Common-Gate Low Noise Amplifiers," IEEE MWSCAS, 2008.
28. A. Hossieni, A. Nieuwoudt, and Y. Massoud, "Efficient simulation of subwavelength plasmonic waveguides using implicitly restarted Arnoldi," Optics Express, August 2006.
29. M. Alam and Y. Massoud, "A closed-form analytical model for single nanoshells," IEEE TNANO, May 2006.
30. -, "RLC ladder model for scattering in single metallic nanoparticles," IEEE MTT-S, 2006.
31. A. Hossieni, H. Nejati, and Y. Massoud, "Design of a maximally flat optical low pass filter using plasmonic nanostrip waveguides," Optics Express, November 2007.
32. M. Alam and Y. Massoud, "An accurate closed-form analytical model of single nanoshells for cancer treatment," IEEE MWSCAS, 2005.
33. A. Hossieni and Y. Massoud, "Optical range microcavities and filters using multiple dielectric layers in metal-insulator-metal structures," Journal of the Optical Society of America A, January 2007.
34. M. Alam and Y. Massoud, "An RLC ladder model for the equivalent impedance of single metal nanoparticles in electromagnetic field," IEEE Transactions on Nanotechnology (TNANO), September 2006.
35. Y. Massoud, S. Majors, T. Bustami, and J. Whites, "techniques for minimizing on-chip interconnect self-inductance," IEEE DAC, 1998.
36. D. M. Y Massoud, J. Kawa and J. White, "Modeling and Analysis of Differential Signaling for Minimizing Inductive Cross-Talk," IEEE DAC, 2001.
37. A. Nieuwoudt and Y. Massoud, "Evaluating the Impact of Resistance in Carbon Nanotube Bundles for VLSI Interconnect using Diameter-Dependent Modeling Techniques," IEEE TED, October 2006.
38. "Modeling and Design Challenges and Solutions for Carbon Nanotube-Based Interconnect in Future High Performance Integrated Circuis," ACM JETC, July 2006.
39. Y. Massoud and J. White, "Managing On-Chip Inductive Effects," IEEE TVLSI, Dec. 2002.
40. A. Nieuwoudt and Y. Massoud, "Understanding the impact of inductance in carbon nanotube bundles for VLSI interconnect using scalable modeling techniques," IEEE TNANO), Nov. 2006.
41. Y. Massoud and Y. Ismail, "Grasping the Impact of On-Chip Inductance in High Speed ICs," IEEE Circuits and Devices Magazine, July 2001.
42. A. Nieuwoudt and Y. Massoud, "On the impact of process variations for carbon nanotube bundles for VLSI interconnect," IEEE TED, March 2007.
43. -, "Assessing the implications of process variations on future carbon nanotube bundle interconnect solutions," IEEE ISQED, 2007.
44. M. Mondal, A. Ricketts, S. Kirolos, T. Ragheb, V. N. G. Link, and Y. Massoud, "Thermally robust clocking schemes for 3D integrated circuits," IEEE DATE, 2006.
45. M. Mondal and Y. Massoud, "Reducing pessimism in RLC delay estimation using an accurate analytical frequency dependent model for inductance," IEEE ICCAD, November 2005.
46. S. Kim, Y Massoud, , and S. Wong, "On the Accuracy of Return Path Assumption for Loop Inductance Extraction for 0.1 um Technology and Beyond," IEEE ISQED, 2003.
47. S. Eachempati, A. Nieuwoudt, A. Gayasen, V. Narayanan, and Y. Massoud, "Assessing carbon nanotube bundle interconnect for future FPGA architectures," IEEE DATE, 2007.
48. Y. Massoud and J. White, "Simulation and Modeling of the Effect Substrate Conductivity on Coupling Inductance and Circuit Crosstalk," IEEE TVLSI, June 2002.
49. A. Nieuwoudt and Y. Massoud, "On the optimal design, performance, and reliability of future carbon nanotube-based interconnect solutions," IEEE TED, August 2008.
50. -, "Accurate resistance modeling for carbon nanotube bundles in VLSI interconnect," IEEE Nano, 2006.
51. A. Nieuwoudt, M. Mondal, and Y. Massoud, "Predicting the Performance and Reliability of Carbon Nanotube Bundles for On-Chip Interconnect," IEEE ASP-DAC, 2007.
52. A. Nieuwoudt and Y. Massoud, "Performance implications of inductive effects for carbon-nanotube bundle interconnect," IEEE EDL, April 2007.
53. A.Nieuwoudt and Y. Massoud, "Predicting the performance of low-loss on-chip inductors realized using carbon nanotube bundles," IEEE TED, January 2008.
54. M. Mondal, T. Ragheb, X. Wu, A. Aziz, and Y Massoud, "Provisioning on-chip networks under buffered rc interconnect delay variations," ISQED, 2007.
55. A. Hosseini, T. Ragheb, and Y. Massoud, "A fault-aware dynamic routing algorithm for on-chip networks," IEEE ISCAS, 2008.
56. Y. Massoud and J. White, "Improving the generality of the fictitious magnetic charge approach to computing inductances in the presence of permeable materials," IEEE DAC, 2002.
57. A. Nieuwoudt and Y. Massoud, "RC circuit model for multi-walled carbon nanotubes," IEEE Nano, 2007.
58. Q. Su, J. Kawa, C. Chiang, and Y. Massoud, "Accurate modeling of substrate resistive coupling for floating substrates," ACM TODAES, January 2006.
59. M. Mondal, A. Ricketts, S. Kirolos, T. Ragheb, G. Link, V. Narayanan, and Y. Massoud, "Mitigating thermal effects on clock skew with dynamically adaptive drivers," IEEE ISQED, 2007.
60. M. Alam, A. Nieuwoudt, and Y Massoud, "Wavelet-based passivity preserving model order reduction for wideband interconnect characterization, " IEEE ISQED, 2007.
61. M. Mondal, K. Mohanram, and Y. Massoud, "Parameter-Variation-Aware Analysis for Noise Robustness," IEEE ISQED, 2007.
62. Y. Massoud, J. Wang, and J. White, "Accurate inductance extraction with permeable materials using qualocation," International Conf. on Modeling and Simulation of Microsystems, 1999.
63. S. Kirolos and Y. Massoud, "Adaptive Ratio-Size Gates for Minimum-Energy Operation," IEEE TCAS II, November 2006.
64. S. Kirolos, Y. Massoud, and Y. Ismail, "Power-supply-variation-aware timing analysis of synchronous systems," IEEE ISCAS, 2008.
65. -, "Accurate analytical delay modeling of cmos clock buffers considering power supply variations," IEEE ISCAS, 2008.
66. S. Kirolos and Y. Massoud, "Adaptive SRAM Design for Dynamic Voltage Scaling VLSI Systems," IEEE MWSCAS, 2007.
67. X. Wu, T. Ragheb, A. Aziz, and Y. Massoud, "Implementing DSP algorithms with on-chip networks," IEEE NOC, 2007.
68. M. Alam, A. Nieuwoudt, and Y. Massoud, "Model order reduction using spline-based dynamic multi-point rational interpolation for passive circuits," Analog Integrated Circuits and Signal Processing, March 2007.
69. M. Mondal and Y. Massoud, "Analytical Modeling of Loop Self Inductance Bound for Inductance-Aware Physical Synthesis," IEEE ISCAS, 2005.
70. Y Massoud and J. White, "Fast Inductance Extraction of 3-D Structures with Non-ConstantPermeabilities," International Conference on Modeling and Simulation of Microsystems, pp. 190-193, April 1998.
71. M. Mondal and Y. Massoud, "Estimation of capacitive crosstalk-induced short-circuit energy," JCSC, June 2007.
72. Y. Massoud and J. White, "FastMag: a 3-D Fast Inductance Extraction Program for Structures with Permeable materials," IEEE ICCAD, 2002.
73. S. Kirolos and Y. Massoud, "Supply Voltage Adaptive Low-Power Circuit Design," IEEE DCAS, 2006.
74. . M. Modal and Y. Massoud, "Accurate loop self inductance bound for efficient inductance screening," IEEE TVLSI, December 2006.
75. S. Kirolos and Y. Massoud, "Robust Wide Range of Supply-Voltage Operation using Continuous Adaptive Size-Ratio Gates," IEEE ISCAS, 2008.
76. Y. Massoud, S. Kirolos, and K. Mohanram, "Analytical model-based technique for efficient evaluation of noise robustness considering parameter variations," Analog Integrated Circuits and Signal Processing, August 2009.
77. S. Kirolos, M. Mondal, K. Mohanram, and Y. Massoud, "A Model-Based Technique for Efficient Evaluation of Noise Robustness," IEEE ISCAS, 2008.
78. S. Kirolos, Y. Massoud, and Y. Ismail, "Mitigating Power-Supply Induced Delay Variations using Self Adjusting Clock Buffers," IEEE MWSCAS, 2008.
79. L. Brey and H. Fertig, "Elementary electronic excitations in graphene nanoribbons," Phys. Rev. B, vol. 7S, 2007.
80. T. Fang, A. Konar, H. Xing, and D. Jena, "Mobility in semiconducting graphene nanoribbons: Phonon, impurity, and edge roughness scattering," Phys. Rev. B, vol. 78, 2008.