Non-volatile Flip-Flop based on unipolar ReRAM for power-down applications

Journal of Low Power Electronics

Volumn 8, Issue 1, 2012, Pages 1-10

  Portal, Jean Michel ^a   Bocquet, Marc ^a   Deleruyelle, Damien ^a   Muller, Christophe ^a  

^a AIX MARSEILLE UNIVERSITY   (France)

Author keywords

Flip Flop; Low power; Non volatile memory; Power down; ReRAM; Resistive switching memory

Indexed keywords

MEMORY ARCHITECTURE; NONVOLATILE STORAGE; RESTORATION; RRAM;

ELECTRICAL SIMULATION; LOW POWER; MASTER-SLAVE FLIP-FLOP; NON-VOLATILE FLIP-FLOPS; NON-VOLATILE MEMORY; POWER DOWNS; RESISTIVE MEMORY; RESISTIVE SWITCHING MEMORY;

FLIP FLOP CIRCUITS;

EID: 84861491772     PISSN: 15461998     EISSN: 15462005     Source Type: Journal    
DOI: 10.1166/jolpe.2012.1172     Document Type: Conference Paper

References (20)

1. V. Kursun and E. G. Friedman, Multi-Voltage CMOS Circuit Design, John Wiley & Sons Ltd. (2006).
2. G. Sery, S. Borkar, and V. De, Life is CMOS: Why chase life after? Proceedings of the IEEE/ACM International Design Automation Conference, June (2002), pp. 78-83.
3. J. Robertson, High dielectric constant gate oxides for metal oxide Si transistors. Rep. Prog. Phys. 69, 327 (2006).
4. H. Jiao and V. Kursun, Low-leakage and compact registers with easy-sleep mode. J. Low Power Electron. 6, 263 (2010).
5. S. Shigematsu, S. Mutoh, Y. Matsuya, Y. Tanabe, and J. Yamada, A 1-V high-speed MTCMOS circuit scheme for power-down application circuits. IEEE J. Solid-State Circuits 32, 861 (1997).
6. J. Yan, L. Lai, L. Binghang, and T. Tang, A design of ferro-DFF for non-volatile systems. Integrat. Ferroelec. 81, 207 (2006).
7. J. Wang, Y. Liu, H. Yang, and H. Wang, A compare-and-write ferroelectric nonvolatile flip-flop for energy-harvesting applications, Proc. International Conference on Green Circuits and Systems (2010), pp. 646-650.
8. W. Zhao, E. Belhaire, and C. Chappert, Spin-MTJ based non-volatile flip-flop, Proceedings IEEE International Conference on Nanotechnology (2007), pp. 399-402.
9. Y. Guillemenet, L. Torres, G. Sassatelli, and N. Bruchon, On the use of magnetic RAMs in field-programmable gate arrays. Int. J. Reconfigurable Computing (2008), pp. 1-9.
10. S. Yamamoto and S. Sugahara, Nonvolatile delay flip-flop based on spin-transistor architecture and its power-gating applications. Japanese Journal of Applied Physics 49, 090204 (2010).
11. W. Robinett, M. Pickett, J. Borghetti, Q. Xia, G. S. Snider, G. Medeiros-Ribeiro, and R. S. Williams, A memristor-based nonvolatile latch circuit. Nanotechnology 21, 235203 (2010).
12. D. C. Kim, S. Seo, S. E. Ahn, D. S. Suh, M. J. Lee, B. H. Park, I. K. Yoo, I. G. Baek, H. J. Kim, E. K. Yim, J. E. Lee, S. O. Park, H. S. Kim, U. I. Chung, J. T. Moon, and B. I. Ryu, Electrical observations of filamentary conductions for the resistive memory switching in NiO films. Appl. Phys. Lett. 88, 202102 (2006).
13. K. Tsunoda, K. Kinoshita, H. Noshiro, Y. Yamazaki, T. Iizuka, Y. Ito, A. Takahashi, A. Okano, Y. Sato, T. Fukano, M. Aoki, and Y. Sugiyama, Low power and high speed switching of Ti-doped NiO ReRAM under the unipolar voltage source of less than 3 V. Proc. IEEE Int. Electron Devices Meeting Tech. Dig. 767 (2007).
14. R. Bruchhaus, C. Hermes, and R. Waser, Memristive switches with two switching polarities in a forming free device structure. MRS Symposium Proceedings 137, mrss11-1337-q08-03 (2011).
15. M. Bocquet, D. Deleruyelle, C. Muller, and J.-M. Portal, Selfconsistent physical modeling of set/reset operations in unipolar resistive-switching memories. Appl. Phys. Lett. 98, 263507 (2011).
16. U. Russo, D. Ielmini, C. Cagli, and A. L. Lacaita, Self-accelerated thermal dissolution model for reset programming in unipolar resistive-switching memory (ReRAM) devices. IEEE Transaction on Electron Devices 56, 193 (2009).
17. A. J. Bard and L. R. Faulkner, Electrochemical Methods: Fundamentals and Applications, Wiley and Sons (2001).
18. C. Cagli, D. Ielmini, F. Nardi, and A. L. Lacaita, Evidence for threshold switching in the set process of NiO-based ReRAM and physical modeling for set, reset, retention and disturb prediction. IEEE Int. Electron Devices Meeting Tech. Dig. 301 (2008).
19. M. J. Lee, Y. Park, B. S. Kang, S. E. Ahn, C. Lee, K. Kim,G. Stefanovich, J. H. Lee, S. J. Chung, Y. H. Kim, C. S. Lee, J. Bong, I. G. Baek, and I. K. Yoo, 2-stack 1D-1R cross-point structure with oxide diodes as switch elements for high density resistance RAM applications. Proc. IEEE Int. Electron Devices Meeting 771 (2007).
20. F. Nardi, D. Ielmini, C. Cagli, S. Spiga, M. Fanciulli, L. Goux, and D. J. Wouters, Control of filament size and reduction of reset current below 10 μA in NiO resistance switching memories. Solid-State Electronics 58, 42 (2011).