CPU DB: Recording microprocessor history

Communications of the ACM

Volumn 55, Issue 4, 2012, Pages 55-63

  Danowitz, Andrew ^a   Kelley, Kyle ^a   Mao, James ^a   Stevenson, John P ^a   Horowitz, Mark ^a  

^a NONE

Author keywords

[No Author keywords available]

Indexed keywords

METAL LAYER; OUT-OF-ORDER PROCESSORS; PERFORMANCE DATA; PERFORMANCE METRICS; PHYSICAL PARAMETERS; RESEARCH GROUPS; SERVER PROCESSORS; STANFORD;

LAPTOP COMPUTERS;

COMPUTER ARCHITECTURE;

EID: 84861125790     PISSN: 00010782     EISSN: 15577317     Source Type: Journal    
DOI: 10.1145/2133806.2133822     Document Type: Conference Paper

References (16)

1. Borkar, S. Thousand core chips: A technology perspective. In Proceedings of the 44th annual Design Automation Conference (2007), 746-749; http://doi.acm.org/10.1145/1278480.1278667. (Pubitemid 47130064)
2. Borkar, S. and Chien, A.A. The future of microprocessors. Commun. ACM 54, 5 (May 2011), 67-77; http://doi.acm.org/10.1145/1941487.1941507.
3. Chang, L., Frank, D., Montoye, R., Koester, S., Ji, B., Coteus, P., Dennard, R. and Haensch, W. Practical strategies for power-efficient computing technologies. In Proceedings of the IEEE 98, 2 (2010); 215-236.
4. Chung, E.S., Milder, P.A., Hoe, J.C. and Mai, K. Single-chip heterogeneous computing: Does the future include custom logic, FPGA s, and GPGPUs? In Proceedings of the 43rd Annual IEEE/ACM International Symposium on Microarchitecture (2010), 225-236; http://dx.doi.org/10.1109/MICRO.2010.36.
5. CoreMark, an EEMBC Benchmark. CoreMark scores for embedded and desktop CPUs; http://www.coremark.org/home.php.
6. Dennard, R., Gaensslen, F., Yu, H., Rideout, V., Bassous, E. and LeBlanc, A. Design of ion-implanted MOSFETs with very small physical dimensions. In Proceedings of the IEEE 87, 4 (1999), 668-678 (reprinted from IEEE Journal of Solid-State Circuits, 1974).
7. Hartstein, A. and Puzak, T. The optimum pipeline depth for a microprocessor. In Proceedings of the 29th Annual International Symposium on Computer Architecture (2002), 7-13. (Pubitemid 34691846)
8. Hartstein, A. and Puzak, T. Optimum power/performance pipeline depth. In Proceedings of the 36th Annual IEEE/ACM International Symposium on Microarchitecture (Dec. 2003), 117-125.
9. Hartstein, A., Srinivasan, V., Puzak, T.R. and Emma, P.G. Cache miss behavior: Is it √2? In Proceedings of the 3rd Conference on Computing Frontiers (2006), 313-320; http://doi.acm.org/10.1145/1128022.1128064.
10. Hill, M. and Marty, M. Amdahl's Law in the multicore era. Computer 41, 7 (2008), 33-38.
11. Hrishikesh, M., Jouppi, N., Farkas, K., Burger, D., Keckler, S. and Shivakumar, P. The optimal logic depth per pipeline stage is 6 to 8 FO4 inverter delays. In Proceedings of the 29th Annual International Symposium on Computer Architecture (2002), 14-24. (Pubitemid 34691847)
12. Nowak, E.J. Maintaining the benefits of CMOS scaling when scaling bogs down. IBM Journal of Research and Development 46, 2.3 (2002), 169-180. (Pubitemid 34697231)
13. Standard Performance Evaluation Corporation (SPEC ). SPEC CPU2006 results; http://www.spec.org/cpu2006/results/.
14. Sprangle, E., Carmean, D. Increasing processor performance by implementing deeper pipelines. In Proceedings of the 29th Annual International Symposium on Computer Architecture (2002), 25-34. (Pubitemid 34691848)
15. Woo, D.H. and Lee, H.-H. Extending Amdahl's law for energy-efficient computing in the many-core era. Computer 41, 12 (2008), 24-31.
16. Zhang, X. High-performance low-leakage design using power compiler and multi-Vt libraries. Synopsys Users Group (SNUG) Europe, 2003.