Supporting efficient collective communication in NoCs

Proceedings - International Symposium on High-Performance Computer Architecture

Volumn , Issue , 2012, Pages 165-176

  Ma, Sheng ^a,b   Jerger, Natalie Enright ^b   Wang, Zhiying ^a  

^a NATIONAL UNIVERSITY OF DEFENSE TECHNOLOGY   (China)

^b UNIVERSITY OF TORONTO   (Canada)

Author keywords

[No Author keywords available]

Indexed keywords

COLLECTIVE COMMUNICATIONS; COMMUNICATION OPERATION; DIRECTORY PROTOCOL; HARDWARE SUPPORTS; MANY-TO-ONE; MULTICAST ALGORITHMS; MULTICAST COMMUNICATION; MULTICASTS; NETWORK LOAD; NETWORK SATURATION; NETWORKS ON CHIPS; PACKET LATENCIES; PARALLEL PROGRAMMING PARADIGMS; POWER SAVINGS; PRIMARY CONTRIBUTION; RESOURCE CONFIGURATIONS; SATURATION THROUGHPUT; THROUGHPUT IMPROVEMENT;

CACHE MEMORY; COMPUTER ARCHITECTURE; MULTICASTING; SUPERCOMPUTERS; THROUGHPUT;

COMMUNICATION;

EID: 84860323871     PISSN: 15300897     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/HPCA.2012.6168953     Document Type: Conference Paper

References (43)

1. P. Abad et al. MRR: Enabling fully adaptive multicast routing for CMP interconnection networks. In HPCA 2009.
2. N. R. Adiga et al. An overview of the BlueGene/L supercomputer. In SC 2002.
3. C. Bienia et al. The PARSEC benchmark suite: characterization and architectural implications. In PACT 2008.
4. E. Bolotin et al. The Power of Priority: NoC Based Distributed Cache Coherency. In NOCS 2007.
5. C.-M. Chiang and L. M. Ni. Multi-address encoding for multicast. In 1st International Workshop on Parallel Computer Routing and Communication, 1994.
6. Cray Research Inc. Cray T3D system architecture overview. 1993.
7. W. Dally and B. Towles. Principles and Practices of Interconnection Networks. Morgan Kaufmann, San Francisco, CA, USA, 2003.
8. J. Duato. A new theory of deadlock-free adaptive routing in worm-hole networks. IEEE Trans. Parallel Distrib. Syst., 4(12):1320-1331, Dec. 1993.
9. J. Duato et al. Interconnection Networks: An Engineering Approach. IEEE Computer Society Press, Los Alamitos, CA, USA, 1997.
10. N. Enright Jerger. SigNet: Network-on-chip filtering for coarse vector directories. In DATE 2010.
11. N. Enright Jerger and L.-S. Peh. On-Chip Networks. Morgan Claypool, 2009.
12. N. Enright Jerger et al. Virtual Circuit Tree Multicasting: A case for on-chip hardware multicast support. In ISCA 2008.
13. N. Enright Jerger et al. Virtual tree coherence: Leveraging regions and in-network multicast trees for scalable cache coherence. In MICRO 2008.
14. R. Gonzalez and M. Horowitz. Energy dissipation in general purpose microprocessors. IEEE J. Sol. St. Cir., 31(9):1277-1284, sep 1996.
15. A. Gottlieb et al. The NYU Ultracomputer - designing a MIMD, shared-memory parallel machine. In ISCA 1982.
16. P. Gratz et al. Regional Congestion Awareness for load balance in networks-on-chip. In HPCA 2008.
17. P. Gratz et al. Implementation and evaluation of a dynamically routed processor operand network. In NOCS 2007.
18. A. Gupta et al. Reducing memory and traffic requirements for scalable directory-based cache coherence schemes. In ICPP 1990.
19. J. L. Hennessy and D. A. Patterson. Computer Architecture: A Quantitative Approach. Morgan Kaufmann, CA, USA, 3 edition, 2003.
20. Y. H. Kang et al. Multicast routing with dynamic packet fragmentation. In GLSVLSI 2009.
21. J. Kim et al. A low latency router supporting adaptivity for on-chip interconnects. In DAC 2005.
22. T. Krishna et al. Towards the ideal on-chip fabric for 1-to-many and many-to-1 communication. In MICRO 2011.
23. A. Kumar et al. A 4.6Tbits/s 3.6GHz single-cycle NoC router with a novel switch allocator in 65nm CMOS. In ICCD 2007.
24. C. Leiserson et al. The network architecture of the connection machine CM-5. In J. Parallel Distrib. Comput., pages 272-285, 1992.
25. D. Lenoski et al. The directory-based cache coherence protocol for the DASH multiprocessor. In ISCA 1990.
26. Z. Lu et al. Connection-oriented multicasting in wormhole-switched networks on chip. In ISVLSI 2006.
27. S. Ma et al. DBAR: an efficient routing algorithm to support multiple concurrent applications in networks-on-chip. In ISCA 2011.
28. P. S. Magnusson et al. Simics: A full system simulation platform. Computer, 35:50-58, February 2002.
29. M. Martin et al. Token coherence: decoupling performance and correctness. In ISCA 2003
30. G. Michelogiannakis et al. Evaluating bufferless flow control for on-chip networks. In NOCS 2010.
31. A. K. Mishra et al. A case for heterogeneous on-chip interconnects for CMPs. In ISCA 2011.
32. N. Muralimanohar et al. Cacti 6.0: A tool to model large caches. Technical Report HPL-2009-85, HP Laboratories, April 2009.
33. N. Neelakantam et al. FeS2: A full-system execution-driven simulator for x86. In Poster presented at ASPLOS 2008.
34. J. Oh et al. TLSync: support for multiple fast barriers using on-chip transmission lines. In ISCA 2011.
35. D. Panda. Fast barrier synchronization in wormhole k-ary n-cube networks with multidestination worms. In HPCA 1995.
36. L.-S. Peh and W. Dally. A delay model and speculative architecture for pipelined routers. In HPCA 2001.
37. S. Rodrigo et al. Efficient unicast and multicast support for CMPs. In MICRO 2008.
38. F. Samman et al. New theory for deadlock-free multicast routing in wormhole-switched virtual-channelless networks-on-chip. IEEE Trans. Parallel Distrib. Syst., 22(4):544 -557, April 2011.
39. L. Wang et al. Recursive Partitioning Multicast: A bandwidth-efficient routing for networks-on-chip. In NOCS 2009.
40. L. Wang et al. Efficient lookahead routing and header compression for multicasting in networks-on-chip. In ANCS 2010.
41. X. Wang et al. On an efficient NoC multicasting scheme in support of multiple applications running on irregular sub-networks. Microprocess. Microsyst., 35:119-129, March 2011.
42. H. Xu et al. Efficient implementation of barrier synchronization in wormhole-routed hypercube multicomputers. In ICDCS 1992.
43. X. Yang et al. The Tianhe-1A supercomputer: Its hardware and software. J. Comput. Sci. Technol., 26(3):344-351, 2011.