Heterogeneous integration to simplify many-core architecture simulations

ACM International Conference Proceeding Series

Volumn , Issue , 2012, Pages 17-24

  Poss, Raphael ^a   Lankamp, Mike ^a   Uddin, M Irfan ^a   Sýkora, Jaroslav ^b   Kafka, Leoš ^b  

^a UNIVERSITY OF AMSTERDAM   (Netherlands)

^b INSTITUTE OF INFORMATION THEORY AND AUTOMATION   (Czech Republic)

Author keywords

Hardware multithreading; Many core architecture; Simulation; System evaluation; System on chip design

Indexed keywords

HARDWARE MULTITHREADING; MANY-CORE ARCHITECTURE; SIMULATION; SYSTEM EVALUATION; SYSTEM ON CHIP DESIGN;

APPLICATION SPECIFIC INTEGRATED CIRCUITS; CONCURRENCY CONTROL; MICROPROCESSOR CHIPS; PROGRAM COMPILERS;

HARDWARE;

EID: 84860004847     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/2162131.2162134     Document Type: Conference Paper

References (26)

1. A. Baumann, P. Barham, P.-E. Dagand, T. Harris, R. Isaacs, S. Peter, T. Roscoe, A. Schüpbach, and A. Singhania. The multikernel: a new os architecture for scalable multicore systems. In Proc. ACM SIGOPS 22nd symposium on Operating systems principles, SOSP'09, pages 29-44, New York, NY, USA, 2009. ACM.
2. I. Bell, N. Hasasneh, and C. Jesshope. Supporting microthread scheduling and synchronisation in CMPs. International Journal of Parallel Programming, 34:343-381, 2006. (Pubitemid 44259557)
3. N. L. Binkert, R. G. Dreslinski, L. R. Hsu, K. T. Lim, A. G. Saidi, and S. K. Reinhardt. The M5 simulator: Modeling networked systems. IEEE Micro, 26:52-60, 2006. (Pubitemid 46504889)
4. K. Bousias, L. Guang, C. Jesshope, and M. Lankamp. Implementation and evaluation of a microthread architecture. Journal of Systems Architecture, 55(3):149-161, 2008.
5. K. Bousias, N. Hasasneh, and C. Jesshope. Instruction level parallelism through microthreading - a scalable approach to chip multiprocessors. The Computer Journal, 49(2):211-233, March 2006. (Pubitemid 43380660)
6. D. Chiou, D. Sunwoo, J. Kim, N. A. Patil, W. Reinhart, D. E. Johnson, J. Keefe, and H. Angepat. FPGA-accelerated simulation technologies (FAST): Fast, full-system, cycle-accurate simulators. In Proc 40th Annual IEEE/ACM International Symposium on Microarchitecture, MICRO 40, pages 249-261, Washington, DC, USA, 2007. IEEE Computer Society.
7. M. Danek, L. Kafka, L. Kohout, and J. Sykora. Instruction set extensions for multi-threading in LEON3. In Z. K. et al., editor, Proc. 13th IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS'2010), pages 237-242. IEEE, 2010.
8. D. Flynn. AMBA: enabling reusable on-chip designs. IEEE Micro, 17(4):20-27, jul/aug 1997. (Pubitemid 127559769)
9. J. Gaisler. A portable and fault-tolerant microprocessor based on the SPARC v8 architecture. In Proc. International Conference on Dependable Systems and Networks (DSN'02), pages 409-415. IEEE, 2002.
10. J. Gaisler, E. Catovic, and S. Habinc. GRLIB IP Library User's Manual. Gaisler Research, 2007.
11. C. Grelck and S.-B. Scholz. SAC: a functional array language for efficient multi-threaded execution. International Journal of Parallel Programming, 34(4):383-427, Aug 2006. (Pubitemid 44259558)
12. M. A. Hicks, M. W. van Tol, and C. R. Jesshope. Towards Scalable I/O on a Many-core Architecture. In International Conference on Embedded Computer Systems: Architectures, MOdeling and Simulation (SAMOS), pages 341-348. IEEE, July 2010.
13. HyperTransport Consortium. The future of high-performance computing: Direct low-latency peripheral-to-CPU connection, September 2005.
14. Intel Corporation. Intel ® Core™ i7-900 desktop processor extreme edition series and Intel ® Core™ i7-900 desktop processor series Datasheet, Volume 1, document # 320834-00, February 2010.
15. P. Konecny. Introducing the Cray XMT. In Proc. Cray User Group meeting (CUG'07), 411 First Avenue South, Seattle, WA 9810, USA, May 2007. Cray Inc.
16. D. McCullough. uClinux for Linux programmers. Linux Journal, (123):34-36,38, July 2004.
17. E. B. Nightingale, O. Hodson, R. McIlroy, C. Hawblitzel, and G. Hunt. Helios: heterogeneous multiprocessing with satellite kernels. In Proc. ACM SIGOPS 22nd symposium on Operating systems principles, SOSP '09, pages 221-234, New York, NY, USA, 2009. ACM.
18. A. Schüpbach, S. Peter, A. Baumann, T. Roscoe, P. Barham, T. Harris, and R. Isaacs. Embracing diversity in the barrelfish manycore operating system. In Proceedings of the Workshop on Managed Many-Core Systems. ACM, June 2008.
19. J. Sykora, L. Kafka, M. Danek, and L. Kohout. Analysis of execution effciency in the microthreaded processor UTLEON3. volume 6566 of Lecture Notes in Computer Science, pages 110-121. Springer, 2011.
20. M. I. Uddin, M. W. van Tol, and C. R. Jesshope. High level simulation of SVP many-core systems. Parallel Processing Letters, 21(4):413-438, December 2011.
21. T. von Eicken, D. E. Culler, S. C. Goldstein, and K. E. Schauser. Active messages: a mechanism for integrated communication and computation. In ISCA '92: Proc. 19th annual International Symposium on Computer Architecture, pages 256-266, New York, NY, USA, 1992. ACM.
22. J. Wawrzynek, D. Patterson, M. Oskin, S.-L. Lu, C. Kozyrakis, J. Hoe, D. Chiou, and K. Asanovic. RAMP: Research accelerator for multiple processors. IEEE Micro, 27(2):46-57, March-April 2007. (Pubitemid 47322500)
23. D. Wentzlaff and A. Agarwal. Factored operating systems (fos): the case for a scalable operating system for multicores. SIGOPS Oper. Syst. Rev., 43:76-85, April 2009.
24. D. Wentzlaff, C. Gruenwald, N. Beckmann, K. Modzelewski, A. Belay, L. Youseff, J. Miller, and A. Agarwal. A unified operating system for clouds and manycore: fos. Technical Report MIT-CSAIL-TR-2009-059, Computer Science and Artificial Intelligence Lab, MIT, November 2009.
25. S. Wilton and N. Jouppi. Cacti: an enhanced cache access and cycle time model. Solid-State Circuits, IEEE Journal of, 31(5):677-688, may 1996.
26. L. Zhang and C. R. Jesshope. On-Chip COMA Cache-Coherence Protocol for Microgrids of Microthreaded Cores. In Bouge and et al., editors, Euro-Par Workshops, volume 4854 of LNCS, pages 38-48. Springer, 2007. (Pubitemid 351464924)