Design of high-speed parallel data interface based on ARM & FPGA

Journal of Computers

Volumn 7, Issue 3, 2012, Pages 804-809

  Zhang, Daode ^a   Pan, Yurong ^a   Hu, Xinyu ^a  

^a HUBEI UNIVERSITY OF TECHNOLOGY   (China)

Author keywords

ARM; FPGA; Metastability; Parallel Data interface

Indexed keywords

ARM; DATA-READING; DRIVER MODULES; HARDWARE INTERFACES; HIGH-SPEED; METASTABILITIES; METASTABILITY; ON CHIPS; PARALLEL DATA; PARALLEL DATA INTERFACE; PARALLEL INTERFACES;

COMPUTER SCIENCE; FIELD PROGRAMMABLE GATE ARRAYS (FPGA);

DESIGN;

EID: 84859181146     PISSN: 1796203X     EISSN: None     Source Type: Journal    
DOI: 10.4304/jcp.7.3.804-809     Document Type: Article

References (7)

1. Yan, Lei; Zhao, Gang; Ryu, Si-Heon, G; Lee, Choon-Young; Lee, Sang-Ryong; Bae, Ki-Man. "The platform of image acquisition and processing system based on DSP and FPGA"[J]. ICSMA 2008-International Conference on Smart Manufacturing Application 2008, p 470-473
2. Yang, Shujie, Guo, Zonglian. "Development of high-speed data acquisition system based on FPGA" [J]. Dianli Zidonghua Shebei / Electric Power Automation Equipment, v 28, n 6, June, 2008, p 93-96
3. Fang Wei, Zhijun Liu, Kejie Ma. "Design and Realization of Asynchronous FIFO Based on Verilog HDL" [J]. Application of IntegrateCircuit. P97-100
4. Jihua Wu, Cheng Wang. "Design of Altera FPGA/CPLD (High Level Part) ". Publication of People Post and Telecom. 2005.7
5. Shiwei Xu-Yanyan Liu, Hongxia Liu. Asynchronous Clock Metastable and FIFO Flag Bit [J]. Application Technology of Electronics. 2006.11. p 99-101
6. Yating Wang. High Speed Data Collect Technology Based on ARM and FPGA [D]. University of Beijing Jiaotong. 2007
7. SAMSUNG ELECTRONICS. S3C2410X 32-bit RISC microprocessor user's manual.2003.