Analog implementation of a novel resistive-type sigmoidal neuron

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Volumn 20, Issue 4, 2012, Pages 750-754

  Khodabandehloo, Golnar ^a   Mirhassani, Mitra ^a   Ahmadi, Majid ^a  

^a UNIVERSITY OF WINDSOR   (Canada)

Author keywords

Activation function; analog neuron; sigmoid function; sigmoidal neuron

Indexed keywords

ACTIVATION FUNCTIONS; ANALOG IMPLEMENTATION; BIASING VOLTAGES; CMOS TECHNOLOGY; HARDWARE IMPLEMENTATIONS; NEURON CIRCUITS; OUTPUT STAGES; RESISTIVE TYPE; SATURATION REGION; SIGMOID FUNCTION;

HARDWARE; NEURAL NETWORKS;

CMOS INTEGRATED CIRCUITS;

EID: 84859005353     PISSN: 10638210     EISSN: None     Source Type: Journal    
DOI: 10.1109/TVLSI.2011.2109404     Document Type: Article

References (23)

1. L. Gatet, H. T. Beteille, and M. Lescure, "Analog neural network implementation for a real-time surface classification application," IEEE Sensors J., vol. 8, no. 8, pp. 1413-1421, Aug. 2008.
2. S. L. Phung and A. Bouzerdoum, "A pyramidal neural network for visual pattern recognition," IEEE Trans. Neural Netw., vol. 18, no. 2, pp. 329-343, Mar. 2007. (Pubitemid 46522560)
3. J. S.Wang and Y. P. Chen, "A fully automated recurrent neural network for unknown dynamic system identification and control," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 53, no. 6, pp. 1363-1372, Jun. 2006.
4. H. Djahanshahi, M. Ahmadi, G. A. Jullien, and W. C. Miller, "A robust hybrid neural architecture for an industrial sensor application," in Proc. IEEE Int. Symp. Circuits Syst., Jun. 1998, vol. 3, pp. 41-45.
5. H. Djahanshahi, M. Ahmadi, G. A. Jullien, and W. C. Miller, "A modular architecture for hybrid VLSI neural networks and its application in a smart photosensor," in Proc. IEEE Int. Conf. Neural Netw., Jun. 1996, vol. 2, pp. 868-873.
6. K. Basterretxea, J. M. Tarela, and I. Del Campo, "Approximation of sigmoid function and the derivative for hardware implementation of artificial neurons," IEE Proc.-Circuits, Devices Syst., vol. 151, no. 1, pp. 18-24, Feb. 2004.
7. M. T. Tommiska, "Efficient digital implementation of the sigmoid function for reprogrammable logic," IEE Proc. Comput. Digit. Techn., vol. 150, no. 6, pp. 403-411, Nov. 2003.
8. A. H. Namin, K. Leboeuf, R. Muscedere, H. Wu, and M. Ahmadi, "Efficient hardware implementation of the hyperbolic tangent sigmoid function," in Proc. IEEE Int. Symp. Circuits Syst., May 2009, pp. 2117-2120.
9. M. A. C. Maher, S. P. Deweerth, M. A. Mahowald, and C. A. Mead, "Implementing neural architectures using analog VLSI circuits," IEEE Trans. Circuits Syst, vol. 36, no. 5, pp. 643-652, May 1989.
10. C. Lu, B. X. Shi, and L. Chen, "Implementation of an analog selflearning neural network," in Proc. Int. Conf. ASIC, 2001, pp. 262-265. (Pubitemid 34198385)
11. S. M. Gowda, B. J. Sheu, J. Choi, C. G.Hwang, and J. S. Cable, "Design and characterization of analog VLSI neural network modules," IEEE J. Solid-State Circuits, vol. 28, no. 3, pp. 301-313, Mar. 1993. (Pubitemid 23643326)
12. V. F. Koosh and R. M. Goodman, "Analog VLSI neural network with digital perturbative learning," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 49, no. 5, pp. 359-368, May 2002. (Pubitemid 34974256)
13. V. F. Koosh and R. M. Goodman, "VLSI neural network with digital weights and analog multipliers," in Proc. IEEE Int. Symp. Circuits Syst., May 2001, vol. 3, pp. 233-236. (Pubitemid 32469835)
14. S. Satyanarayana, Y. P. Tsividis, and H. P. Graf, "A reconfigurable VLSI neural network," IEEE J. Solid-State Circuits, vol. 27, no. 1, pp. 67-81, Jan. 1992.
15. H. Djahanshahi, M. Ahmadi, G. A. Jullien, and W. C. Miller, "Quantization noise improvement in a hybrid distributed-neuron ANN architecture," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 48, no. 9, pp. 842-846, Sep. 2001. (Pubitemid 33120706)
16. H. Djahanshahi, M. Ahmadi, G. A. Jullien, and W. C. Miller, "A unified synapse-neuron building block for hybrid VLSI neural networks," in Proc. IEEE Int. Symp. Circuits Syst., May 1996, vol. 3, pp. 483-486.
17. H. Djahanshahi, M. Ahmadi, G. A. Jullien, and W. C. Miller, "Sensitivity study and improvements on a nonlinear resistive-type neuron circuit," IEE Proc.-Circuits, Devices Syst., vol. 147, no. 4, pp. 237-242, Aug. 2000.
18. M. Mirhassani, M. Ahmadi, and G. A. Jullien, "Robust low-sensitivity adaline neuron based on continuous valued number system," J. Analog Integr. Circuits Signal Process., vol. 56, pp. 223-231, Apr. 2008.
19. L. Gatet, H. T. Beteille, and F. Bony, "Comparison between analog and digital neural network implementations for range-finding applications," IEEE Trans. Neural Netw., vol. 20, no. 3, pp. 460-470, Mar. 2009.
20. II. S. Han, "Biologically plausible VLSI neural network implementation with asynchronous neuron and spike-based synapse," in Proc. IEEE Int. Joint Conf. Neural Netw., Aug. 2005, vol. 5, pp. 3244-3248.
21. E. Seevinck and R. F. Wassenaar, "A versatile CMOS linear transconductor/ square-law function," IEEE J. Solid-State Circuits, vol. 22, no. 3, pp. 366-377, Jun. 1987. (Pubitemid 17582746)
22. S. M. Fakhraie, H. Farshbaf, and K. C. Smith, "Scalable closedboundary analog neural networks," IEEE Trans. Neural Netw., vol. 15, no. 2, pp. 492-504, Mar. 2004.
23. K. Basterretxea, J. M. Tarela, I. D. Campo, and G. Bosque, "An experimental study on nonlinear function computation for neural/fuzzy hardware design," IEEE Trans. Neural Netw., vol. 18, no. 1, pp. 266-283, Jan. 2007. (Pubitemid 46062932)