Analysis and design of a low power regulator for a fully integrated HF-band passive RFID tag IC

Analog Integrated Circuits and Signal Processing

Volumn 71, Issue 1, 2012, Pages 69-80

  Vo, Duong Huynh Thai ^a,b   Lee, Jong Wook ^a  

^a Kyung Hee University   (South Korea)

^b Silicon Design Solutions   (United States)

Author keywords

CMOS; HF band; Regulator; RFID; Tag IC

Indexed keywords

ANALYSIS AND DESIGN; CMOS; CMOS TECHNOLOGY; CONTROL TECHNIQUES; CURRENT BUFFER; DAMPING FACTORS; DESIGN TECHNIQUE; FULL-LOAD; FULLY INTEGRATED; HF-BAND; INPUT AND OUTPUT IMPEDANCE; INPUT VOLTAGES; LOAD CURRENTS; LOW POWER; LOW-DROPOUT REGULATORS; LOW-POWER CONSUMPTION; LOW-POWER DESIGN; ON-CHIP CAPACITORS; ON-CHIP STORAGE; OUTPUT VOLTAGES; PASSIVE RFID; PHASE MARGINS; RADIO FREQUENCIES; REGULATOR; RF-ID TAGS; SCHOTTKY DIODES; STABILITY ANALYSIS; TAG CHIPS;

CAPACITORS; CMOS INTEGRATED CIRCUITS; DESIGN; ELECTRIC POWER SUPPLIES TO APPARATUS; RADIO NAVIGATION; SCHOTTKY BARRIER DIODES; VOLTAGE REGULATORS;

RADIO FREQUENCY IDENTIFICATION (RFID);

EID: 84858069837     PISSN: 09251030     EISSN: 15731979     Source Type: Journal    
DOI: 10.1007/s10470-011-9793-4     Document Type: Article

References (15)

1. Finkenzeller, K. (2003). RFID handbook. New York: John Wiley & Sons Inc.
2. GK Balachandran RE Barnett 2006 A 110 nA voltage regulator system with dynamic bandwidth boosting for RFID system IEEE Journal of Solid-State Circuits 41 9 2019 2028 10.1109/JSSC.2006.881015 (Pubitemid 44335010)
3. BK Ahuja 1983 An improved frequency compensation technique for CMOS operational amplifiers IEEE Journal of Solid-State Circuits 18 6 629 633 717377 10.1109/JSSC.1983.1052012
4. M Al-Shyoukh H Lee P Perez 2007 A transient-enhanced low-quiescent current low-dropout regulator with buffer impedance attenuation IEEE Journal of Solid-State Circuits 42 8 1732 1742 10.1109/JSSC.2007.900281 (Pubitemid 47171134)
5. Palmisano, G.; Palumbo, G. (1997). A compensation strategy for two-stage CMOS opamps based on current buffer. IEEE Transactions on Circuits and Systems, 44, 257-262. (Pubitemid 127768822)
6. PJ Hurst SH Lewis JP Keane F Aram KC Dyer 2004 Miller compensation using current buffers in fully differential CMOS two-stage operational amplifiers IEEE Transactions on Circuits and Systems 51 2 275 285 10.1109/TCSI.2003.820254
7. Rincon-Mora, G. A. (2009). Analog IC design with low-dropout regulators. New York: McGraw-Hill.
8. H Lee PKT Mok 2003 Active-feedback frequency-compensation technique for low-power multistage amplifiers IEEE Journal of Solid-State Circuits 38 3 511 520 10.1109/JSSC.2002.808326
9. Allen, P. E.; Holberg, D. R. (2002). CMOS analog circuit design. New York: Oxford University Press.
10. Lee, T. H. (2004). Design of CMOS radio-frequency integrated circuits. Cambridge: Cambridge University Press.
11. Razavi, B. (2001). Design of analog CMOS integrated circuit. New York: McGraw-Hill.
12. RJ Milliken J Silva-Martinez E Sanchez-Sinencio 2007 Full on-chip CMOS low-dropout voltage regulator IEEE Transactions on Circuits and Systems 54 9 1879 1890 10.1109/TCSI.2007.902615 (Pubitemid 47456029)
13. Final Committee Draft, ISO/IEC 14443-2. (Dec 1999). Identification cards-contactless integrated circuit(s) cards-proximity cards, part 2: Radio frequency power and signals interface.
14. Lam, Y.-H.; Ki, W.-H. (2008). A 0.9 V 0.35 μm adaptively biased CMOS LDO regulator with fast transient response. In Proceedings of IEEE international solid-state circuits conference (ISSCC), pp. 442-443.
15. P Hazucha T Karnik BA Bloechel C Parsons D Finan S Borkar 2005 Area-efficient linear regulator with ultra-fast load regulation IEEE Journal of Solid-State Circuits. 40 933 940 10.1109/JSSC.2004.842831 (Pubitemid 40665596)