Non-monopolizable caches: Low-complexity mitigation of cache side channel attacks

Transactions on Architecture and Code Optimization

Volumn 8, Issue 4, 2012, Pages

  Domnitser, Leonid ^a   Jaleel, Aamer ^b   Loew, Jason ^a   Abu Ghazaleh, Nael ^a   Ponomarev, Dmitry ^c  

^a BINGHAMTON UNIVERSITY   (United States)

^b INTEL CORPORATION   (United States)

^c State University of New York at Binghamton   (United States)

Author keywords

Secure architectures; Shared caches; Side channel attacks

Indexed keywords

CACHE DESIGN; CACHE REPLACEMENT; ENCRYPTION ALGORITHMS; LOW-COMPLEXITY; PERFORMANCE DEGRADATION; SECURE ARCHITECTURES; SHARED CACHE; SIDE CHANNEL ATTACK; SIMPLE MODIFICATIONS; SOFTWARE SUPPORT;

CACHE MEMORY;

CRYPTOGRAPHY;

EID: 84857815168     PISSN: 15443566     EISSN: 15443973     Source Type: Journal    
DOI: 10.1145/2086696.2086714     Document Type: Article

References (44)

1. ACIICMEZ, O. AND KOH, C. 2006. Trace-driven cache attacks on aes. Cryptology ePrint Archive rep. 2006/138.
2. ARM. 2010-2011. Cortex-r5 and cortex-r5f: A technical reference manual, revision r1p1. http://infocenter.arm.com/help/topic/com.arm.doc.ddi0460c/ DDI0460Ccortexr5trm.pdf (accessed 7/11).
3. BACKES, M., DURMUTH, M., GERLING, S., PINKAL, M., AND SPORLEDER, C. 2010. Acoustic side-channel attacks on printers. In Proceedings of the USENIX Security Symposium.
4. BANGERTER, E., GULLASCH, D., AND KRENN, S. 2011. Cache games - bringing access-based cache attacks on aes to practice. In Proceedings of IEEE Symposium on Security and Privacy.
5. BERNSTEIN, D. 2005. Cache-timing attacks on AES. http://cr.yp.to/ antiforgery/cachetiming-20050414.pdf.
6. BIHAM, E. AND SHAMIR, A. 1991. Packaging of multi-core microprocessors: Tradeoffs and potential solutions. J. Cryptology 4, 1, 3-72.
7. BLOWFISH. 2009. The blowfish encryption algorithm. http://www.schneier. com/blowfish.html.
8. BONNEAU, J. AND MIRONOV, I. 2006. Cache-collision timing attacks against aes. In Proceedings of the CHES Workshop.
9. BRICKELL, E., GRAUNKE, G., NEVE, M., AND SEIFERT, J. 2006. Software mitigation to hedge aes against cachebased software side channel vulnerabilities. IACR ePrint Archive, rep. 2006/052.
10. CANTEAUT, A., LAURADOUX, C., AND SEZNEC, A. 2006. Understanding cache attacks. INRIA Tech. rep. ftp://ftp.inria.fr/INRIA/publication/publi-pdf/RR/RR- 5881.pdf.
11. DAEMEN, J. AND RIJMEN, V. 2002. The Design of Rijndael: AES - The Advanced Encryption Standard. Springer.
12. GOUBIN, L. AND PATARIN, J. 1999. DES and differential power analysis. In Proceedings of the CHES.
13. GUERON, S. 2008. Advanced encryption standard (AES) instruction set. White paper, Intel.
14. JALEEL, A., THEOBALD, K., STEELY, S., AND EMER, J. 2010. High performance cache replacement using re-reference interval prediction (rrip). In Proceedings of the International Symposium on Computer Architecture (ISCA).
15. KELSEY, J., SHNEIER, B., WAGNER, D., AND HALL, C. 1998. Side channel cryptanalysis of product ciphers. In Proceedings of the 5th European Symposium on Research in Computer Security. 97-110. (Pubitemid 128135767)
16. KERAMIDAS, G., ANTONOPOULOS, A., SERPANOS, D., AND KAXIRAS, S. 2008. Non-deterministic caches: A simple and effective defense against side channel attacks. Design Automation Embedd. Syst.
17. KONG, J., ACLICMEZ, O., SEIFERT, J., AND ZHOU, H. 2009. Hardware-software integrated approaches to defend against software cache-based side channel attacks. In Proceedings of the International Symposium on High Performance Computer Architecture (HPCA).
18. KOPF, B. AND BASIN, D. 2007. An information-theoretic model for adaptive side-channel attacks. In Proceedings of the ACM Conference on Computer and Communication Security (CCS). 286-296.
19. LEE, R. AND CHEN, Y. 2010. A processor accelerator for aes. In Proceedings of the Symposium on Application Specific Processors (SASP).
20. LUK, C., COHN, R., MUTH, R., PATIL, H., KLAUSER, A., LOWNEY, G., WALLACE, S., REDDI, V., AND HAZELWOOD, K. 2005. PIN: Building customized program analysis tools with dynamic instrumentation. In Proceedings of the ACM SIGPLAN Conference on Programming Language Design and Implementation (PLDI).
21. LUO, K. AND FRANKLIN, M. 2001. Balancing throughput and fairness in smt processors. In Proceedings of the International Symposium on Performance Analysis of Systems and Software.
22. MATSUI, M. 1994. Linear cryptanalysis method for DES cipher. In Proceedings of the Advances in Cryptology, 386-397.
23. MAY, D., MULLER, H., AND SMART, N. 2001. Randomized register renaming to foil DPA. In Proceedings of CHES.
24. MIBENCH. 2009. The MiBench benchmark suite. http://www.eecs.umich.edu/ mibench/.
25. MICALI, S. AND REYZIN, L. 2004. Physically observable cryptography. In Proceedings of the Theory of Cryptography Conference
26. NEHALEM. 2009. First the tick, now the tock: Intel microarchitecture (nehalem). http://www.intel.com/technology/architecture-silicon/next-gen/319724. pdf.
27. OSVIK, D., SHAMIR, A., AND TROMER, E. 2005. Cache attacks and countermeasures: the case of aes. Cryptology ePrint Archive, rep. 2005/271.
28. PAGE, D. 2005. Partitioned cache architecture as a side-channel defense mechanism. Cryptology ePrint Archive.
29. PERCIVAL, C. 2005. Cache missing for fun and profit. http://www. daemonology.net/papers/htt.pdf.
30. PINPOINTS. 2009. Pinpoints home page. http://www.cs.virginia.edu/wiki/ pin/index.php/PinPoints.
31. QURESHI, M. AND PATT, Y. 2006. Utility-based partitioning: A low-overhead, high-performance, runtime mechanism to partition shared caches. In Proceedings of the International Symposium on Microarchitecture (MICRO-39). 423-432. (Pubitemid 351337015)
32. RANDOM. 2009. Random.org. http://www.random.org/.
33. SIDE. 2009. Side channel attacks database. http://www.sidechannelattacks. com.
34. SPRADLING, C. D. 2007. Spec cpu2006 benchmark tools. SIGARCH Comput. Archit. News 35, 1, 130-134.
35. STANDAERT, F.-X., PEETERS, E., ARCHAMBEAU, C., AND QUISQUATER, J.-J. 2006. Towards security limits in sidechannel attacks. In Proceedings of the CHES Workshop.
36. SUH, E., RUDOLPH, L., AND DEVADAS, S. 2001. Dynamic cache partitioning for simultaneous multithreading systems. In Proceedings of the International Conference on Parallel and Distributed Computing and Systems (PDCS'01).
37. TROMER, E., SHAMIR, A., AND OSVIK, D. 2009. Efficient cache attacks on aes, and countermeasures. J. Cryptology.
38. TSUNOO, Y., SAITO, T., SUZAKI, T., SHIGERI, M., AND MIYAUCHI, H. 2003. Crypronalysis of des implemented on computers with cache. In Proceedings of the Cryptographic Hardware and Embedded Systems (CHES) Workshop. 62-76.
39. TSUNOO, Y., TSUJIHARA, E., MINEMATSU, K., AND MIYAUCHI, H. 2002. Crypronalysis of block ciphers implemented on computers with cache. In Proceedings of the ICITA Conference.
40. WANG, Z. AND LEE, R. 2007. New cache designs for thwarting software cache-based side channel attacks. In Proceedings of the International Symposium on Computer Architecture (ISCA).
41. WANG, Z. AND LEE, R. 2008. A novel cache architecturewith enhanced performance and security. In Proceedings of the International Symposium on Microarchitecture (MICRO).
42. XIE, Y. AND LOH, G. 2009. PIPP: Promotion/insertion pseudo-partitioning of multi-core shared caches. In Proceedings of the International Symposium on Computer Architecture (ISCA).
43. ZHAO, X. AND WANG, T. 2010. Improved cache trace attack on AES and CLEFIA by considering cache miss and s-box misalignment. Cryptology ePrint Archive, rep. 2010/056.
44. ZHOU, S. 2010. An efficient simulation algorithm for cache of random replacement policy. Lecture Notes in Computer Science vol. 6289, 144-154.