메뉴 건너뛰기




Volumn 22, Issue 2, 2012, Pages 97-99

Look-up table implementation of a slow envelope dependent digital predistorter for envelope tracking power amplifiers

Author keywords

Digital predistortion (DPD); envelope tracking (ET); power amplifier (PA); slow envelope

Indexed keywords

DIGITAL PREDISTORTION; DRAIN VOLTAGE; ENVELOPE TRACKING; FPGA IMPLEMENTATIONS; LOOK UP TABLE; MEMORY EFFECTS; PRE-DISTORTION; PREDISTORTERS; SLOW ENVELOPE;

EID: 84857356854     PISSN: 15311309     EISSN: None     Source Type: Journal    
DOI: 10.1109/LMWC.2011.2181973     Document Type: Article
Times cited : (30)

References (5)
  • 3
    • 73049107156 scopus 로고    scopus 로고
    • Wideband envelope tracking power amplifiers with reduced bandwidth power supply waveform and adaptive digital predistortion techniques
    • Dec
    • J. Jeong, D. F. Kimball, M. Kwak, C. Hsia, P. Draxler, and P. M. Asbeck, "Wideband envelope tracking power amplifiers with reduced bandwidth power supply waveform and adaptive digital predistortion techniques," IEEE Trans. Microw. Theory Tech., vol. 57, no. 12, pp. 3307-3314, Dec. 2009.
    • (2009) IEEE Trans. Microw. Theory Tech. , vol.57 , Issue.12 , pp. 3307-3314
    • Jeong, J.1    Kimball, D.F.2    Kwak, M.3    Hsia, C.4    Draxler, P.5    Asbeck, P.M.6
  • 4
    • 80052328899 scopus 로고    scopus 로고
    • Digital predistortion of envelope tracking amplifiers driven by slew-rate limited envelopes
    • Jun
    • G. Montoro, P. L. Gilabert, J. Berenguer, and E. Bertran, "Digital predistortion of envelope tracking amplifiers driven by slew-rate limited envelopes," in IEEE MTT-S Int. Dig., Jun. 2011, pp. 1-4.
    • (2011) IEEE MTT-S Int. Dig , pp. 1-4
    • Montoro, G.1    Gilabert, P.L.2    Berenguer, J.3    Bertran, E.4
  • 5
    • 38849092577 scopus 로고    scopus 로고
    • Multi-lookup table FPGA implementation of an adaptive digital predistorter for linearizing RF power amplifiers with memory effects
    • DOI 10.1109/TMTT.2007.913369
    • P. L. Gilabert, A. Cesari, G. Montoro, E. Bertran, and J. M. Dilhac, "Multi look-up table FPGA implementation of an adaptive digital predistorter for linearizing RF power amplifiers with memory effects," IEEE Trans. Microw. Theory Tech., vol. 56, no. 2, pp. 372-384, Feb. 2008. (Pubitemid 351207463)
    • (2008) IEEE Transactions on Microwave Theory and Techniques , vol.56 , Issue.2 , pp. 372-384
    • Gilabert, P.L.1    Cesari, A.2    Montoro, G.3    Bertran, E.4    Dilhac, J.-M.5


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.