Efficient and scalable scheduling for performance heterogeneous multicore systems

Journal of Parallel and Distributed Computing

Volumn 72, Issue 3, 2012, Pages 353-361

  Nie, Pengcheng ^a   Duan, Zhenhua ^a  

^a XIDIAN UNIVERSITY   (China)

Author keywords

Algorithm; Operating systems; Performance heterogeneous multicore; Scheduling

Indexed keywords

AREA EFFICIENCY; CLOCK SPEED; HETEROGENEOUS CORES; HETEROGENEOUS MULTICORE; INPUT SET; INSTRUCTION SET; LOAD IMBALANCE; OFFLINE; ONLINE MONITORING; PERFORMANCE CHARACTERISTICS; PHASE CHANGE; PROGRAM PERFORMANCE;

ALGORITHMS; COMPUTER OPERATING SYSTEMS; MONITORING; PARTIAL DISCHARGES; SCHEDULING; SCHEDULING ALGORITHMS;

MULTICORE PROGRAMMING;

EID: 84856336253     PISSN: 07437315     EISSN: None     Source Type: Journal    
DOI: 10.1016/j.jpdc.2011.12.005     Document Type: Article

References (16)

1. K. Asanovic A view of the parallel computing landscape Communications of the ACM 52 2009 56 67
2. S. Balakrishnan, R. Rajwar, M. Upton, K. Lai, The impact of performance asymmetry in emerging multicore architectures, in: Proceedings of the 32nd International Symposium on Computer Architecture (ISCA05), 2005.
3. M. Becchi, P. Crowley, Dynamic thread assignment on heterogeneous multiprocessor architectures, in: Proceedings of the 32nd Annual International Symposium on Computer Architecture (ISCA'05), 2005.
4. S. Borkar, Thousand core chipsa technology perspective, in: Proceedings of the 44th annual Design Automation Conference, 2007.
5. L. Hammond, B. Nayfeh, and K. Olukotun A single-chip multiprocessor Computer 30 1997 79 85 (Pubitemid 127672649)
6. J.L. Hennessy, D.A. Patterson, and A.C. Arpaci-Dusseau Computer Architecture: A Quantitative Approach vol. 1 2007 Morgan Kaufmann
7. R. Kumar, K.I. Farkas, N.P. Jouppi, P. Ranganathan, D.M. Tullsen, Single-ISA heterogeneous multi-core architectures: the potential for processor power reduction, in: Proceedings of the 36th International Symposium on Microarchitecture (MICRO-36'03), 2003.
8. R. Kumar, D.M. Tullsen, N.P. Jouppi, and P. Ranganathan Heterogeneous chip multiprocessors Computer 2005 32 38 (Pubitemid 41709765)
9. R. Kumar, D.M. Tullsen, P. Ranganathan, N.P. Jouppi, K.I. Farkas, Single-ISA heterogeneous multi-core architectures for multithreaded workload performance, in: Proceedings of the 31st Annual International Symposium on Computer Architecture (ISCA'04), 2004.
10. T. Li, D. Baumberger, D.A. Koufaty, S. Hahn, Efficient operating system scheduling for performance-asymmetric multi-core architectures, in: Proceedings of the 2007 ACM/IEEE Conference on Supercomputing (SC'07), 2007.
11. J.D. Meindl Gigascale integration: is the sky the limit? IEEE Circuits and Devices Magazine 12 1996 19 24
12. J.C. Mogul, J. Mudigonda, N. Binkert, P. Ranganathan, and V. Talwar Using asymmetric single-ISA CMPs to save energy on operating systems IEEE Micro 52 2008 56 67
13. D. Shelepov, A. Fedorova, Scheduling on heterogeneous multicore processors using architectural signatures, in: Proceedings of the Workshop on the Interaction between Operating Systems and Computer Architecture, in conjunction with the 35th International Symposium on Computer Architecture (WIOSCA'08), 2008.
14. D. Shelepov, J.C. Saez, S. Jeffery, A. Fedorova, N. Perez, Z.F. Huang, S. Blagodurov, and V. Kumar HASS: a scheduler for heterogeneous multicore systems Operating Systems Review 43 2009 66 75
15. T. Sherwood, E. Perelman, G. Hamerly, S. Sair, and B. Calder Discovering and exploiting program phases IEEE Micro 23 2003 84 93
16. R. Teodorescu, J. Torrellas, Variation-aware application scheduling and power management for chip multiprocessors, in: Proceedings of the 35th International Symposium on Computer Architecture (ISCA'08), 2008.