Provably secure active IC metering techniques for piracy avoidance and digital rights management

IEEE Transactions on Information Forensics and Security

Volumn 7, Issue 1 PART 1, 2012, Pages 51-63

  Koushanfar, Farinaz ^a  

^a Rice University   (United States)

Author keywords

Active hardware metering; anti piracy; chip overbuilding attack; chip protection; hardware obfuscation; integrated circuit (IC) piracy protection; integrated circuit (IC) security and trust; provably secure hardware metering; third party intellectual property (IP) protection

Indexed keywords

ANTI-PIRACY; CHIP OVERBUILDING ATTACK; CHIP PROTECTION; HARDWARE METERING; PROVABLY SECURE; THIRD-PARTY INTELLECTUAL PROPERTY (IP) PROTECTION;

COMPUTER CRIME; CRIME; DESIGN; DIGITAL INTEGRATED CIRCUITS; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); FINITE AUTOMATA; HARDWARE; INTEGRATION; LOCKS (FASTENERS); MOTION PICTURE EXPERTS GROUP STANDARDS;

COPYRIGHTS;

EID: 84855943309     PISSN: 15566013     EISSN: None     Source Type: Journal    
DOI: 10.1109/TIFS.2011.2163307     Document Type: Article

References (48)

1. Defense Science Board (DSB) Study on High Performance Microchip Supply [Online]. Available: http://www.acq.osd.mil/dsb/reports/2005-02-hpms-report- final.pdf
2. M. Pecht and S. Tiku, "Bogus! electronic manufacturing and consumers confront a rising tide of counterfeit electronics," IEEE Spectrum, vol. 43, no. 5, pp. 37-46, May 2006.
3. S. Pope, "Trusted integrated circuit strategy," IEEE Trans. Compon. Packag. Technol., vol. 31, no. 1, pp. 230-235, Mar. 2008.
4. Managing the Risks of Counterfeiting in the Information Technology Industry. A White Paper by KPMG and the Alliance for Gray Market and Counterfeit Abatement (AGMA).
5. Defense Industrial Base Assessment: Counterfeit Electronics, 2010. A Report by Bureau of Industry and Security's (BIS) Office of Technology Evaluation (OTE) [Online]. Available: http://www.agmaglobal. org
6. F. Koushanfar, G. Qu, and M. Potkonjak, "Intellectual property metering," in Proc. Int. Workshop on Information Hiding (IH), 2001, pp. 81-95. (Pubitemid 33367660)
7. F. Koushanfar and G. Qu, "Hardware metering," in Proc. Design Automation Conf. (DAC), 2001, pp. 490-493. (Pubitemid 32841003)
8. F. Koushanfar and M. Potkonjak, "CAD-based security, cryptography, and digital rights management," in Proc. Design Automation Conf. (DAC), 2007, pp. 268-269. (Pubitemid 47129968)
9. Y. Alkabani and F. Koushanfar, "Active hardware metering for intellectual property protection and security," in Proc. USENIX Security Symp., 2007, pp. 291-306.
10. J. Huang and J. Lach, "IC activation and user authentication for security-sensitive systems," in Proc. Int. Symp. Hardware-Oriented Security and Trust (HOST), 2008, pp. 76-80.
11. J. Roy, F. Koushanfar, and I. Markov, "EPIC: Ending piracy of integrated circuits," in Design Automation and Test in Europe (DATE), 2008, pp. 1069-1074.
12. J. Roy, F. Koushanfar, and I. Markov, "Protecting bus-based hardware ip by secret sharing," in Proc. Design Automation Conf. (DAC), 2008, pp. 846-851.
13. Y. Alkabani, F. Koushanfar, N. Kiyavash, and M. Potkonjak, "Trusted integrated circuits: A nondestructive hidden characteristics extraction approach," in Proc. Information Hiding Conf. (IH), 2008, pp. 102-117.
14. F. Dabiri and M. Potkonjak, "Hardware aging-based software metering," in Proc. Design, Automation & Test in Europe Conf. Exhibition (DATE), 2009, pp. 460-465.
15. A. Wei, M. Nahapetian, and M. Potkonjak, "Robust passive hardware metering," in Proc. Int. Conf. Computer-Aided Design (ICCAD), 2011, pp. 802-809.
16. F. Koushanfar, "Hardware Metering: A Survey," in Introduction to Hardware Security and Trust. New York: Springer, 2011.
17. F. Koushanfar, "Integrated circuits metering for piracy protection and digital rights management: An overview," in Proc. Great Lakes Symp. VLSI (GLSVLSI), 2011, pp. 449-454.
18. B. Gassend, D. Clarke, M. van Dijk, and S. Devadas, "Silicon physical random functions," in Proc. Conf. Computer and Communications Security (CCS), 2002, pp. 148-160.
19. G. Suh and S. Devadas, "Physical unclonable functions for device authentication and secret key generation," in Proc. Design Automation Conf. (DAC), 2007, pp. 9-14. (Pubitemid 47129916)
20. U.Rührmair,S. Devadas, and F.Koushanfar, "SecurityBased on Physical Unclonability and Disorder," in Introduction to Hardware Security and Trust. New York: Springer, 2011.
21. Y. Alkabani, F. Koushanfar, and M. Potkonjak, "Remote activation of ICs for piracy prevention and digital right management," in Proc. Int. Conf. Computer-Aided Design (ICCAD), 2007, pp. 674-677.
22. L. Yuan and G. Qu, "Information hiding in finite state machine," in Proc. Information Hiding Conf. (IH), 2004, pp. 340-354. (Pubitemid 39745186)
23. R. Chakraborty and S. Bhunia, "Hardware protection and authentication through netlist level obfuscation," in Proc. Int. Conf. Computer-Aided Design (ICCAD), 2008, pp. 674-677.
24. C. Mouli and W. Carriker, "Future fab: How software is helping intel go nano-and beyond," IEEE Spectrum, vol. 44, no. 3, pp. 38-43, Mar. 2007.
25. B. Santo, "Plans for next-gen chips imperiled," IEEE Spectrum, vol. 44, no. 8, pp. 12-14, Aug. 2007.
26. M. Yu and S. Devadas, "Secure and robust error correction for physical unclonable functions," IEEE Des. Test Comput., vol. 27, no. 1, pp. 48-65, Jan./Feb. 2010.
27. M. Majzoobi, F. Koushanfar, and M. Potkonjak, "Techniques for design and implementation of secure reconfigurable pufs," ACM Trans. Reconfig. Technol. Syst. (TRETS), vol. 2, no. 1, pp. 5:1-5:33, 2009.
28. A. Oliveira, "Techniques for the creation of digital watermarks in sequential circuit designs," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 20, no. 9, pp. 1101-1117, Sep. 2001. (Pubitemid 32945721)
29. K. Chatterjee and D. Das, "Semiconductor manufacturers' efforts to improve trust in the electronic part supply chain," IEEE Trans. Compon. Packag. Technol., vol. 3, no. 3, pp. 547-549, Sep. 2007.
30. S. Ravi, A. Raghunathan, P. Kocher, and S. Hattangady, "Security in embedded systems: Design challenges," ACM Trans. Embedded Comput. Syst. (TECS), vol. 3, no. 3, pp. 461-491, 2004.
31. D. Kirovski, Y.-Y. Hwang, M. Potkonjak, and J. Cong, "Intellectual property protection by watermarking combinational logic synthesis solutions," in Proc. Int. Conf. Computer-Aided Design (ICCAD), 1998, pp. 194-198.
32. G. Qu and M. Potkonjak, Intellectual Property Protection in VLSI Design. Norwell, MA: Kluwer, 2003.
33. F. Koushanfar, I. Hong, and M. Potkonjak, "Behavioral synthesis techniques for intellectual property protection," ACM Trans. Design Autom. Electron. Syst., vol. 10, no. 3, pp. 523-545, 2005. (Pubitemid 43906372)
34. F. Koushanfar and Y. Alkabani, "Provably secure obfuscation of diverse watermarks for sequential circuits," in Proc. Int. Symp. Hardware-Oriented Security and Trust (HOST), 2010, pp. 42-47.
35. M. Majzoobi, F. Koushanfar, and M. Potkonjak, "Testing techniques for hardware security," in Proc. Int. Test Conf. (ITC), 2008, pp. 1-10.
36. S. E. Ahmed and R. J. McIntosh, "An asymptotic approximation for the birthday problem," Crux Mathematicorum with Mathematical Mayhem, vol. 26, no. 3, pp. 151-155, 2000.
37. B. Barak, O. Goldreich, R. Impagliazzo, S. Rudich, A. Sahai, S. Vadhan, and K. Yang, "On the (im)possibility of obfuscating programs," in Proc. Int. Cryptology Conference (CRYPTO), 2001, pp. 1-18. (Pubitemid 33317905)
38. S. Goldwasser and G. Rothblum, "On best-possible obfuscation," in Proc. Theory Cryptography (TCC), 2007, pp. 194-213.
39. B. Lynn, M. Prabhakaran, and A. Sahai, "Positive results and techniques for obfuscation," in Proc. Int. Conf. Theory and Applications of Cryptographic Techniques (EUROCRYPT), 2004, pp. 20-39.
40. Y. Alkabani and F. Koushanfar, "Active control and digital rightsmanagement of integrated circuit IP cores," in Proc. Int. Conf. Compilers, Architecture, and Synthesis for Embedded Systems (CASES), 2008, pp. 227-234.
41. T. Corman, C. Leiserson, R. Rivest, and C. Stein, Introduction to Algorithms. Cambridge, MA: MIT Press, 2001.
42. N. Beckmann and M. Potkonjak, "Hardware-based public-key cryptography with public physically unclonable functions," in Proc. Information Hiding Conf. (IH), 2009, pp. 206-220.
43. U. Rührmair, Q. Chen, M. Stutzmann, P. Lugli, U. Schlichtmann, and G. Csaba, "Towards electrical, integrated implementations of SIMPL systems," Inf. Security Theory Practices, vol. 6033, pp. 277-292, 2010.
44. M. Majzoobi and F. Koushanfar, "Time-bounded authentication of FPGAS," IEEE Trans. Inf. Forensics Security, vol. 6, no. 3, pt. 2, pp. 1123-1135, Sep. 2011.
45. M. Potkonjak, S. Meguerdichian, A. Nahapetian, and S. Wei, "Differential public, physically unclonable functions: Architecture and applications," in Proc. Design Automation Conf. (DAC), 2011, pp. 242-247.
46. S. Meguerdichian and M. Potkonjak, "Matched public PUF: Ultra low energy security platform," in Proc. Int. Symp. Low Power Electronics and Design (ISLPED), 2011, pp. 45-50.
47. J. Hennessy and D. Patterson, Computer Architecture: A Quantitative Approach, 4th ed. San Mateo, CA: Morgan Kaufmann, 2006.
48. S. Meguerdichian and M. Potkonjak, "Device aging-based physically unclonable functions," in Proc. Design Automation Conf. (DAC), 2011, pp. 288-289.