Non-binary WOM-Codes for multilevel flash memories

2011 IEEE Information Theory Workshop, ITW 2011

Volumn , Issue , 2011, Pages 40-44

  Gabrys, Ryan ^a   Yaakobi, Eitan ^b   Dolecek, Lara ^a   Siegel, Paul H ^b   Vardy, Alexander ^b   Wolf, Jack K ^b  

^a UNIVERSITY OF CALIFORNIA   (United States)

^b UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CODING SCHEME; FLASH MEMORY CELL; MEMORY BLOCKS; MULTILEVEL FLASH MEMORY; NON-BINARY; SUM-RATE; UPPER BOUND; WORK STUDY; WRITE ONCE;

CODES (SYMBOLS);

FLASH MEMORY;

EID: 83655191122     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ITW.2011.6089490     Document Type: Conference Paper

References (14)

1. G. D. Cohen, P. Godlewski, and F. Merkx, "Linear binary code for writeonce memories," IEEE Trans. Inform. Theory, vol. 32, no. 5, pp. 697-700, October 1986.
2. A. Fiat and A. Shamir, "Generalized "write-once" memories," IEEE Trans. Inform. Theory, vol. 30, no. 3, pp. 470-480, September 1984.
3. H. Finucane, Z. Liu, and M. Mitzenmacher, "Designing floating codes for expected performance," Proc. 46-th Allerton Conf. Communication, Control and Computing, pp. 1389-1396, Monticello, IL, September 2008.
4. F. Fu and A. J. Han Vinck, "On the capacity of generalized writeonce memory with state transitions described by an arbitrary directed acyclic graph," IEEE Trans. Inform. Theory, vol. 45, no. 1, pp. 308-313, September 1999.
5. R. Gabrys and L. Dolecek, "Characterizing capacity achieving write once memory codes for multilevel flash memories," Proc. IEEE Int. Symp. Inform. Theory, pp. 2484-2488, St. Petersburg, Russia, August 2011.
6. E. Gal and S. Toledo, "Algorithms and data structures for flash memories," ACM Computing Surveys, vol. 37, pp. 138-163, June 2005.
7. P. Godlewski, "WOM-codes construits à partir des codes de Hamming," Discrete Math., vol. 65, no. 3, pp. 237-243, July 1987.
8. C. Heegard, "On the capacity of permanent memory," IEEE Trans. Inform. Theory, vol. 31, no. 1, pp. 34-42, January 1985.
9. Q. Huang, S. Lin, and K. A. S. Abdel-Ghaffar, "Error-correcting codes for flash coding," accepted by IEEE Trans. Inform. Theory, April 2011.
10. S. Kayser, E. Yaakobi, P. H. Siegel, A. Vardy, and J. K. Wolf, "Multiplewrite WOM-codes," Proc. 48-th Annual Allerton Conference on Communication, Control and Computing, Monticello, IL, September 2010.
11. H. T. Lue, T. H. Hsu, S. Y. Wang, E. K. Lai, K. Y. Hsieh, R. Liu, and C. Y. Lu, "Study of incremental step pulse programming (ISPP) and STI edge effect of BE-SONOS NAND flash," Proc. IEEE Int. Symp. on Reliability Physics, vol. 30, no. 11, pp. 693-694, May 2008.
12. R. L. Rivest and A. Shamir, "How to reuse a write-once memory," Inform. and Contr., vol. 55, no. 1-3, pp. 1-19, December 1982.
13. N. Shibata et al., "A 70 nm 16 Gb 16-level-cell NAND flash memory," IEEE J. Solid-State Circuits, vol. 43, pp. 929-937, April 2008.
14. E. Yaakobi, S, Kayser, P. H. Siegel, A. Vardy, and J. K. Wolf, "Efficient two-write WOM-codes," Proc. IEEE Inform. Theory Workshop, Dublin, Ireland, August 2010.