Microprocessor architecture design with ATLAS

IEEE Design and Test of Computers

Volumn 14, Issue 3, 1997, Pages 104-112

  Zagar, Mario ^a,b,c   Basch, Danko ^a,b,d  

^a UNIVERSITY OF ZAGREB   (Croatia)

^b UNIVERSITY OF ZAGREB   (Croatia)

^c IEEE   (Croatia)

^d ACM

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; COMPUTER SIMULATION; INTEGRATED CIRCUIT LAYOUT; PROBLEM SOLVING;

ATLAS SOFTWARE PACKAGE;

MICROPROCESSOR CHIPS;

EID: 8344288227     PISSN: 07407475     EISSN: None     Source Type: Journal    
DOI: 10.1109/54.606008     Document Type: Article

References (9)

1. W.J. Price, "A Benchmark Tutorial," IEEE Micro, Vol. 9, No. 5, Oct. 1989, pp. 28-43.
2. R.P. Weicker, "An Overview of Common Benchmarks," Computer, Vol. 23, No. 12, Dec. 1990, pp. 65-75.
3. D. Basch and M. Zagar, "ATLAS - Advanced Tools and Languages for Microprocessor Architecture Simulation," J. Computing and Information Technology, Vol. 1, No. 3, Sept. 1993, pp. 183-197.
4. J.R. Armstrong and G.W. Woodruf, "Chip-Level Simulation of Microprocessors," Computer, Vol. 13, No. 1, Jan. 1980, pp. 94-100.
5. J.R. Armstrong, "Chip-Level Modeling with HDLs," IEEE Design & Test of Computers, Vol. 5, No. 1, Feb. 1988, pp. 8-18.
6. D. Probert, M. Zagar, and J. Clement, &Circlegen - A VLSI Circle Generator,& VLSI Design Project Report 224, UCSB-ECE, Univ. of California, Santa Barbara, 1984.
7. M. Zagar, &A VLSI Circle Generator Arithmetic-Logic Unit,& VLSI Design Project Report 224, UCSB-ECE, Univ. of California, Santa Barbara, 1984.
8. J.D. Foley and A. van Dam, Fundamentals of interactive Computer Graphics, Addison-Wesley, Reading, Mass., 1982.
9. M.R. Barbacci, &Instruction Set Processor Specifications (ISPS): The Notation and Its Applications,& IEEE Trans. Computers, Vol. C-30, No. 1, Jan. 1981, pp. 2440.