A 20-W stereo class-D audio output power stage in 0.6-μm BCDMOS technology

IEEE Journal of Solid-State Circuits

Volumn 39, Issue 11, 2004, Pages 1948-1958

  Morrow, Paul ^a   Gaalaas, Eric ^b   McCarthy, Oliver ^c  

^a ANALOG DEVICES   (Ireland)

^b ANALOG DEVICES INC   (United States)

^c UNIVERSITY OF LIMERICK   (Ireland)

Author keywords

Class D amplifier; Dead time; Full bridge; Power amplifier; PWM

Indexed keywords

DIGITAL TO ANALOG CONVERSION; ELECTRIC GENERATORS; ELECTRIC POTENTIAL; MATHEMATICAL MODELS; POWER AMPLIFIERS; THERMAL EFFECTS; VECTORS;

BOOTSTRAPPING; CLASS-D AMPLIFER; DEAD TIME;

CMOS INTEGRATED CIRCUITS;

EID: 8344282780     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2004.835820     Document Type: Article

References (10)

1. M. Berkhout, "An integrated 200-W Class-D audio amplifer," IEEE J. Solid-State Circuits, vol. 38, pp. 1198-1206, July 2003.
2. M. Declercq, M. Schubert, and F. Clement, "Low-to-high voltage CMOS output interfaces integrated in a standard low voltage CMOS technology," in Proc. IEEE CICC, Feb. 1993, TP 10.6.
3. H. Ballan, M. Declercq, and E. Krummenacher, "Design and optimization of high voltage analog and digital circuits built in a standard 5 V CMOS technology," in Proc. IEEE CICC, May 1994, 25.6, pp. 574-577.
4. H. Ballan, M. Declercq, and J. U. Duncombe, "12 V ∑-Δ Class-D amplifier in 5 V CMOS technology," in Proc. IEEE CICC, 1995, pp. 559-562.
5. C. M. Wu, W. H. Lau, and H. S. H. Chung, "Analytical technique for calculating the output harmonics of an H-bridge inverter with dead time," IEEE Trans. Circuits Syst. I: Fund. Theory Applicat., vol. 46, pp. 617-627, May 1999.
6. I. D. Mosely, P. H. Mellor, and C. M. Bingham, "Effect of dead time on harmonic distortion in class-D audio power amplifiers," Electron. Lett., vol. 35, no. 12, pp. 950-952, June 1999.
7. M. T. Tan, H. C. Chau, B. H. Gwee, and J. S. Chang, "An investigation on the parameters affecting total harmonic distortion in class D amplifiers," in Proc. IEEE ISCAS, vol. 4, May 2000, pp. 193-196.
8. M. Berkhout, "A Class D output stage with zero dead time," in IEEE ISSCC Dig. Tech. Papers, vol. 1, 2003, 7.5, pp. 134-135.
9. B. E. Attwood, "Design parameters important for the optimization of very-high-fidelity PWM (Class D) audio amplifiers," J. Audio Engineers Soc., vol. 31, no. 11, pp. 842-853, Nov. 1983.
10. P. Van der Hulst, A. Veltman, and R. Groenenberg, "An asynchronous switching high-end power amplifier," presented at the 112th Convention AES, May 2002.