|
Volumn 51, Issue 5 I, 2004, Pages 1936-1941
|
A low power, wide dynamic range multigain signal processor for the SNAP CCD
|
Author keywords
Analog processing circuits; Charge coupled devices; CMOS analog integrated circuits; Correlated double sampling
|
Indexed keywords
ANALOG TO DIGITAL CONVERSION;
CHARGE COUPLED DEVICES;
COMPUTER SIMULATION;
ENERGY UTILIZATION;
IMAGE ANALYSIS;
MICROPROCESSOR CHIPS;
OPTIMIZATION;
SATELLITES;
SIGNAL PROCESSING;
SIGNAL TO NOISE RATIO;
SPURIOUS SIGNAL NOISE;
ANALOG PROCESSING CIRCUITS;
CMOS ANALOG INTEGRATED CIRCUITS;
CORRELATED DOUBLE SAMPLING;
SUPER NOVA/- ACCELERATION PROBE (SNAP);
CMOS INTEGRATED CIRCUITS;
|
EID: 8344261735
PISSN: 00189499
EISSN: None
Source Type: Journal
DOI: 10.1109/TNS.2004.834717 Document Type: Article |
Times cited : (15)
|
References (8)
|