Supporting bulk synchronous parallelism with a high-bandwidth optical interconnect

Concurrency and Computation: Practice and Experience

Volumn 16, Issue 13, 2004, Pages 1247-1270

  Gourlay, I ^a   Dew, P M ^a   Djemame, K ^a   Snowdon, J F ^b   Russell, G ^b  

^a UNIVERSITY OF LEEDS   (United Kingdom)

^b HERIOT WATT UNIVERSITY   (United Kingdom)

Author keywords

BSP; Optical interconnect; Parallel; Sorting

Indexed keywords

BANDWIDTH; COMPUTATIONAL METHODS; COMPUTER GRAPHICS; COMPUTER SIMULATION; COMPUTER SOFTWARE; COSTS; PARALLEL PROCESSING SYSTEMS; PERSONAL COMPUTERS; REAL TIME SYSTEMS; SORTING; SYNCHRONIZATION;

BSP; COMPUTATIONAL MODELS; HIGH-BANDWIDTH APPLICATIONS; PARALLEL;

OPTICAL INTERCONNECTS;

EID: 8344237444     PISSN: 15320626     EISSN: None     Source Type: Journal    
DOI: 10.1002/cpe.754     Document Type: Conference Paper

References (24)

1. Cox SJ, Nicole DA, Takeda K. Commodity high performance computing at commodity prices. Proceedings of 21st World Ocean and Transputer User Group Technical Meeting, Canterbury 1998; 19-26.
2. Miller DAB. Physical reasons for optical interconnection (Special Issue on Smart Pixels). International Journal of Optoelectronics 1997; 11(3):155-168.
3. Technology roadmap, Optoelectronic interconnects for integrated circuits. European Commission, Esprit programme Long Term Research. Microelectronics Advanced Research Initiative MEL-ARI OPTO, June 1998. Available at: http://www.cordis.lu/esprit/src/melop-rm.htm.
4. Dines JAB, Snowdon JF, McArdle N. Optical highways for computing architectural and topological issues. Conference on Lasers and Electro-Optics Europe, 1998. IEEE/CLEO: Glasgow, 1998; 195.
5. Gourlay J, Yang Tsung-Yi, Dines JAB, Snowdon JF, Walker AC. Development of free-space digital optics in computing. Computer 1998; 31(2):38-44.
6. Layet B, Snowdon JF. Comparison Of two approaches for implementing free-space optical interconnection networks. Optics Communications 2001; 189:39-46.
7. Hecht E. Optics (3rd edn). Addison-Wesley: Reading, MA, 1998.
8. Forbes MG, Walker AC. Wideband transconductance-transimpedance post-amplifier for large photoreceiver arrays. Electronic Letters 1998; 34(6):589-590.
9. Walker AC et al. Design and construction of an optoelectronic crossbar switch containing a terabit per second free-space optical interconnect. IEEE Journal of Selected Topics in Quantum Electronics 1999; 5(2):236-249.
10. Hennessy JL, Patterson DA. Computer Architecture A Quantitative Approach (2nd edn). Morgan Kaufmann: San Francisco, 1996.
11. Rambus website. http://www.rambus.com [April 2002].
12. Dambre J, Van Marck H, Van Campenhout J. Quantifying the impact of optical interconnect latency on the performance of optoelectronic FPGAs. Proceedings of the 6th International Conference on Parallel Interconnects (PI'99), 1999; 91-97.
13. Neilson DT, Prince SM, Baillie DA, Tooley FAP. Optical design of a 1024-channel free-space sorting demonstrator. Applied Optics 1997; 36(35):9243-9252.
14. Worchesky TL, Ritter KJ, Martin R, Lane B. Large arrays of spatial light modulators hybridised to silicon integrated optics. Applied Optics 1996; 35:1180-1186.
15. Hill JMD, Skillicorn DB. Lessons learned from implementing BSP. High Performance Computing and Networks (Lecture Notes in Computer Science, vol. 1225). Springer: Berlin, 1997; 762-771.
16. http://tldp.org/HOWTO/Parallel-Processing-HOWTO.html [April 2002].
17. Skillicorn DB, Hill JMD, McColl WD. Questions and answers about BSP. Scientific Programming 1997; 6(3):249-274.
18. Tiskin A. The design and analysis of bulk-synchronous parallel algorithms. PhD Thesis, University of Oxford, 1998.
19. Kumar V, Grama A, Gupta A, Karypis G. Introduction to Parallel Computing. Benjamin/Cummings Publishing Company, 1994.
20. Bagrodia R. PARSEC: parallel simulation environment for complex systems. http://pcl.cs.ucla.edu/projects/parsec/ [1998].
21. Cray Website. http://www.cray.com [April 2002].
22. Hauser T, Mattox TI, LeBeau RP, Dietz HG, Huang PG. High-cost CFD on a low-cost cluster. SC2000, Dallas, TX. IEEE/ACM Press: New York, 2000.
23. International Technology Road Map for Semiconductors, 1999. http://www.semichips.org [January 2002].
24. Nash JM, Dew PM, Dyer ME, Davy JR. Parallel algorithm design on the WPRAM model. Abstract Machine Models for Highly Parallel Computers. Oxford University Press: Oxford, 1995; 83-100.