A flexible model of a CMOS field programmable transistor array targeted for hardware evolution

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 1801, Issue , 2000, Pages 274-283

  Zebulum, Ricardo Salem ^a   Stoica, Adrian ^a   Keymeulen, Didier ^a  

^a CALIFORNIA INSTITUTE OF TECHNOLOGY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CMOS INTEGRATED CIRCUITS; COMPUTER CIRCUITS; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); FLEXIBLE ELECTRONICS; MOS DEVICES; OXIDE SEMICONDUCTORS; TRANSISTORS;

COMPLEMENTARY METAL OXIDE SEMICONDUCTOR CHIPS; COMPLEMENTARY METAL OXIDE SEMICONDUCTORS; FIELD PROGRAMMABLE TRANSISTOR ARRAY; FINE GRAINED; FLEXIBLE MODEL; JET PROPULSION LABORATORY; PROGRAMMABLE CHIPS; PROGRAMMABLE CIRCUITS; PROPERTY; TRANSISTOR ARRAYS;

METALS;

EID: 82955178761     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/3-540-46406-9_27     Document Type: Conference Paper

References (14)

1. Hamilton, A., Papathanasiou, K., Tamplin, M. R., Brandtner, T. "PALMO: Field Programmable Analog and Mixed-Signal VLSI for Evolvable Hardware", in Proceedings of the Sec. Int. Conf. on Evolvable Systems. M. Sipper, D. Mange and A. Pérez-Uribe (editors), vol. 1478, pp. 335-344, LNCS, Springer-Verlag, 1998.
2. Flockton and Sheehan, " Intrinsic Circuit Evolution Using Programmable Analog Arrays", in Proc. of the Sec. International Conference on Evolvable Systems, M. Sipper, D. Mange and A. Pérez-Uribe (editors), vol. 1478, pp. 144-155, LNCS, Springer-Verlag, 1998.
3. Lohn, J. D., Colombano, S. P., "Automated Analog Circuit Synthesis Using a Linear Representation", in Proc. of the Sec. Int. Conf. on Evolvable Systems: M. Sipper, D. Mange and A. Pérez-Uribe (ed), vol. 1478, pp. 125-133, LNCS, Springer-Verlag, 1998.
4. Motorola Semiconductor Technical Data, "Advance Information Field Programmable Analog Array 20-Cell Version MPAA020", Motorola, Inc., 1997.
5. Layzell, P., "A New Research Tool for Intrinsic Hardware Evolution", in Proceedings of the Second International Conference on Evolvable Systems. M.Sipper, D.Mange and A. Pérez-Uribe (editors), vol. 1478, pp. 47-56, LNCS, Springer-Verlag, 1998.
6. Lattice Semiconductor Corporation, "IspPAC Handbook, Programmable Analog Circuits", Sep., 1999.
7. Miller, J., Thomson, P., " Aspects of Digital Evolution: Geometry and Learning", in Proceedings of the Sec. Int. Conf. on Evolvable Systems. M.Sipper, D.Mange and A. Pérez-Uribe (editors), vol. 1478, pp. 25-35, LNCS, Springer-Verlag, 1998.
8. Ozsvald, I., "Short-Circuiting the Design Process: Evolutionary Algorithms for Circuit Design Using Reconfigurable Analog Hardware", Msc Thesis, School of Cognitive and Computer Sciences (COGS), University of Sussex, 1998.
9. Sanchez, E., "Filed Programmable Gate Array (FPGA) Circuits", in Towards Evolvable Hardware: The evolutionary engineering approach, pp. 1-18, E. Sanchez and M. Tomassini (editors), Springer-Verlag LNCS 1062, 1996.
10. Stoica, A., "Towards evolvable hardware chips: experiments with a configurable transistor array", Proceedings of the 7th Int. Conf. On Microelectronics for Neural, Fuzzy and Bio-Inspired Systems, Granada, Spain, April, 7-9, IEEE comp. Sci. Press, 1999.
11. Stoica, A., Keymeulen, D., Tawel, R., Salazar-Lazaro, C., Li, W., "Evolutionary Experiments with a fine-grained reconfigurable architecture for analog and digital CMOS circuits", Proc. of the First NASA DoD Workshop on Evolvable Hardware, pp.76-84, IEEE Computer press., July, 1999.
12. Thompson, A., Layzell, P., Zebulum, R., "Explorations in Design space: Unconventional Electronics Design Through Artificial Evolution", IEEE Trans. on Evolutionary computation, vol. 3, n. 3, pp. 167-196, 1999.
13. Zebulum, R.S., Pacheco, M.A., Vellasco, M., "Analog Circuits Evolution in Extrinsic and Intrinsic Modes", in Proc. of the Sec. Int. Conf. on Evolvable Systems M. Sipper, D. Mange and A. Pérez-Uribe (ed), vol. 1478, pp. 154-165, LNCS, Springer-Verlag, 1998.
14. Zebulum, R.S., Pacheco, M.A., Vellasco, M., "Artificial Evolution of Active Filters: A Case Study", Proc. of the First NASA DoD Workshop on Evolvable Hardware, pp.66-75, IEEE Computer press., July, 1999.