A 1.65W fully integrated 90nm bulk CMOS intrinsic charge recycling capacitive DC-DC converter: Design & techniques for high power density

IEEE Energy Conversion Congress and Exposition: Energy Conversion Innovation for a Clean Energy Future, ECCE 2011, Proceedings

Volumn , Issue , 2011, Pages 3234-3241

  Meyvaert, Hans ^a   Van Breussegem, Tom ^a   Steyaert, Michiel ^a  

^a UNIVERSITY OF LEUVEN   (Belgium)

Author keywords

[No Author keywords available]

Indexed keywords

BULK CMOS; CHARGE RECYCLING; CHIP AREAS; FULLY INTEGRATED; HIGH POWER DENSITY; IMPLEMENTATION TECHNIQUES; MAXIMUM OUTPUT POWER; PEAK POWER; POWER CONVERSION; POWER DENSITIES; STEP-DOWN CONVERSION; SUPPLY VOLTAGES;

CMOS INTEGRATED CIRCUITS; CONVERSION EFFICIENCY; HVDC POWER TRANSMISSION; INNOVATION;

DC-DC CONVERTERS;

EID: 81855166087     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ECCE.2011.6064205     Document Type: Conference Paper

References (21)

1. Z. Bo, D. Blaauw, D. Sylvester, and K. Flautner, "The limit of dynamic voltage scaling and insomniac dynamic voltage scaling,"IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 13, no. 11, pp. 1239-1252, Nov. 2005
2. M. Steyaert and P. Vancorenland, "CMOS: A paradigm for low power wireless?," in Proc. IEEE Design Automation Conf., 2002, pp. 836-841.
3. J. Wibben and R. Harjani, "A high-efficiency DC/DC converter using 2 nH integrated inductors," IEEE J. Solid-State Circuits, vol. 43, no. 4, pp. 844-854, Apr. 2008.
4. M.Wens, K. Cornelissens, and M. Steyaert, "A fully-integrated 130 nm CMOS DC-DC step-down converter, regulated by a constant on/offtime control system," in Proc. European Solid State Circuits Conf., 2008, pp. 62-65.
5. M. Wens and M. Steyaert, "A Fully Integrated CMOS 800-mW Four-Phase Semiconstant ON/OFF-Time Step-Down Converter," IEEE Transactions on Power Electronics, vol.26, no.2, pp.326-333, Feb. 2011
6. J. Dickson, "On-chip high-voltage generation in NMOS integrated circuits using an improved voltage multiplier technique," IEEE J. Solid-State Circuits, vol. SSC-11, no. 3, pp. 374-378, 1976.
7. M. Makowski. D. Maksimovic,"Performance Limits of switched capacitor DC/DC converters" Proc. IEEE Power Electronics Specialists Conference 1995, pp.1215-1221
8. M. Seeman, S. Sanders, "Analysis and Optimization of switched capacitor DC/DC converters" Transactions on Power Electronics, vol. 23 no. 2 pp. 841-851 Mar. 2008 (Pubitemid 351460527)
9. T. Van Breussegem and M. Steyaert, "A 82% efficiency 0.5% ripple 16-phase fully integrated capacitive voltage doubler," in Symp. VLSI Circuits Dig., 2009, pp. 198-199.
10. H. Le, M. Seeman, S. Sanders, V. Sathe, S. Naffziger, and E. Alon, "A 32 nm fully integrated reconfigurable switched-capacitor DC-DC converter delivering 0.55 W/mm at 81% efficiency," in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, 2010, pp. 210-211.
11. M. Seeman, S. Sanders, and J. Rabaey, "An ultra-low-power power management IC for energy-scavenged wireless sensor nodes," in Proc. IEEE Power Electronics Specialists Conf., 2008, pp. 925-931.
12. V. Ng, M. Seeman and S. Sanders, "Minimum PCB footprint point-of-load DC-DC converter realized with Switched-Capacitor architecture," Energy Conversion Congress and Exposition, 2009, pp.1575-1581.
13. B. Serneels, M. Steyaert and W. Dehaene, "A High speed, Low Voltage to High Voltage Level Shifter in Standard 1.2V 0.13μm CMOS," Electronics, Circuits and Systems, ICECS, 2006, pp.668-671
14. D. Somasekhar, B. Srinivasan, G. Pandya, F. Hamzaoglu, M. Khellah, T. Karnik, and K. Zhang, "Multi-Phase 1 GHz Voltage Doubler Charge Pump in 32 nm Logic Process," Solid-State Circuits, IEEE Journal of, vol.45, no.4, pp.751-758, Apr. 2010
15. S. Ben-Yaakov and A. Kushnerov, "Algebraic foundation of self adjusting Switched Capacitors Converters," Energy Conversion Congress and Exposition, 2009,.pp.1582-1589, Sept. 2009
16. L. Su and D. Ma;, "Monolithic reconfigurable SC power converter with adaptive gain control and on-chip capacitor sizing," Energy Conversion Congress and Exposition, 2010,pp.2713-2717, Sept. 2010
17. T. Van Breussegem and M. Steyaert, "A fully integrated gearbox capacitive DC/DC-converter in 90nm CMOS: Optimization, control and measurements," Control and Modeling for Power Electronics (COMPEL), 2010 IEEE 12th Workshop on, pp.1-5, Jun. 2010
18. S. Ben-Yaakov, "On the Influence of Switch Resistances on Switched Capacitor Converters Losses," Industrial Electronics, IEEE Transactions on, in press
19. T. Van Breussegem and M. Steyaert, "Monolithic Capacitive DC-DC Converter With Single Boundary-Multiphase Control and Voltage Domain Stacking in 90 nm CMOS," Solid-State Circuits, IEEE Journal of, in press
20. The international technology roadmap for semiconductors 2009. [Online] Available: public.itrs.net.
21. 2," VLSI Circuits (VLSIC), 2010 IEEE Symposium on, pp.55-56, Jun. 2010