High level simulation of SVP many-core systems

Parallel Processing Letters

Volumn 21, Issue 4, 2011, Pages 413-438

  Uddin, M Irfan ^a   Van Tol, Michiel W ^a   Jesshope, Chris R ^a  

^a UNIVERSITY OF AMSTERDAM   (Netherlands)

Author keywords

concurrent execution; High level simulation; many core design; parallel systems

Indexed keywords

COMPLEX APPLICATIONS; CONCURRENT EXECUTION; CONTROL CODES; COSIMULATION; CYCLE-ACCURATE SIMULATION; DYNAMIC ALLOCATIONS; EXECUTION TIME; HIGH LEVEL SIMULATION; INSTRUCTIONS PER SECONDS; MANY CORE; MANY-CORE ARCHITECTURE; MICRO GRID; MULTIPLE CLUSTERS; MULTITHREADED; PARALLEL SYSTEM; SIMULATION ACCURACY;

EMBEDDED SYSTEMS; MULTIPROCESSING SYSTEMS; RATING;

COMPUTER SIMULATION LANGUAGES;

EID: 81755166625     PISSN: 01296264     EISSN: None     Source Type: Journal    
DOI: 10.1142/S0129626411000308     Document Type: Article

References (28)

1. B. H. Meyer, J. J. Pieper, J. M. Paul, J. E. Nelson, S. M. Pieper, and A. G. Rowe, "Power-performance simulation and design strategies for single-chip heterogeneous multiprocessors," IEEE Trans. Comput., vol. 54, no. 6, pp. 684-697, 2005. (Pubitemid 40871261)
2. J. M. Paul, D. E. Thomas, and A. S. Cassidy, "High-level modeling and simulation of single-chip programmable heterogeneous multiprocessors," ACM Trans. Des. Autom. Electron. Syst., vol. 10, no. 3, pp. 431-461, 2005. (Pubitemid 43906369)
3. A. D. Pimentel, C. Erbas, and S. Polstra, "A systematic approach to exploring em-bedded system architectures at multiple abstraction levels," IEEE Trans. Comput., vol. 55, no. 2, pp. 99-112, 2006.
4. L. Eeckhout, S. Nussbaum, J. E. Smith, and K. D. Bosschere, "Statistical simulation: Adding efficiency to the computer designer's toolbox," IEEE Micro, vol. 23, pp. 26-38, 2003.
5. L. Eeckhout, R. H. Bell Jr., B. Stougie, K. D. Bosschere, and L. K. John, "Control flow modeling in statistical simulation for accurate and efficient processor design studies," SIGARCH Comput. Archit. News, vol. 32, no. 2, p. 350, 2004.
6. D. Genbrugge and L. Eeckhout, "Memory data flow modeling in statistical simulation for the efficient exploration of microprocessor design spaces," IEEE Trans. Comput., vol. 57, no. 1, pp. 41-54, 2008. (Pubitemid 350225917)
7. D. Genbrugge and L. Eeckhout, "Chip multiprocessor design space exploration through statistical simulation," IEEE Transactions on Computers, vol. 58, pp. 1668-1681, 2009.
8. S. Nussbaum and J. E. Smith, "Statistical simulation of symmetric multiprocessor systems," in SS '02: Proceedings of the 35th Annual Simulation Symposium, (Wash-ington, DC, USA), p. 89, IEEE Computer Society, 2002.
9. C. R. Jesshope, "A model for the design and programming of multicores," Advances in Parallel Computing, vol. High Performance Computing and Grids in Action, no. 16, pp. 37-55, 2008.
10. C. R. Jesshope, M. Lankamp, and L. Zhang, "The implementation of an SVP many-core processor and the evaluation of its memory architecture," SIGARCH Comput. Archit. News, vol. 37, no. 2, pp. 38-45, 2009.
11. K. Bousias, L. Guang, C. R. Jesshope, and M. Lankamp, "Implementation and eval-uation of a microthread architecture," Journal of Systems Architecture, vol. 55, no. 3, pp. 149-161, 2009.
12. T. D. Vu and C. R. Jesshope, "Formalizing SANE virtual processor in thread algebra," in ICFEM, pp. 345-365, 2007.
13. K. Gharachorloo, D. Lenoski, J. Laudon, P. Gibbons, A. Gupta, and J. Hennessy, "Memory consistency and event ordering in scalable shared-memory multiprocessors," in ISCA '90: Proceedings of the 17th annual international symposium on Computer Architecture, (New York, NY, USA), pp. 15-26, ACM, 1990.
14. M. W. van Tol, C. R. Jesshope, M. Lankamp, and S. Polstra, "An implementation of the SANE virtual processor using POSIX threads," Journal of Systems Architecture, vol. 55, no. 3, pp. 162-169, 2009. Challenges in self-adaptive computing (Selected papers from the Aether-Morpheus 2007 workshop).
15. C. Grelck and S.-B. Scholz, "SAC: A functional array language for efficient multithreaded execution," International Journal of Parallel Programming, vol. 34, no. 4, pp. 383-427, 2006. (Pubitemid 44259558)
16. C. Grelck, "Shared memory multiprocessor support for functional array processing in SAC," Journal of Functional Programming, vol. 15, no. 3, pp. 353-401, 2005. (Pubitemid 40844268)
17. H. B. Bakoglu, G. F. Grohoski, and R. K. Montoye, "The IBM RISC System/6000 processor: hardware overview," IBM J. Res. Dev., vol. 34, no. 1, pp. 12-22, 1990. (Pubitemid 20686674)
18. M. Rosenblum, E. Bugnion, S. Devine, and S. A. Herrod, "Using the SimOS machine simulator to study complex computer systems," ACM Trans. Model. Comput. Simul., vol. 7, no. 1, pp. 78-103, 1997.
19. P. S. Magnusson, M. Christensson, J. Eskilson, D. Forsgren, G. H̊allberg, J. Högberg, F. Larsson, A. Moestedt, and B. Werner, "Simics: A full system simulation platform," Computer, vol. 35, no. 2, pp. 50-58, 2002.
20. T. Austin, E. Larson, and D. Ernst, "Simplescalar: An infrastructure for computer system modeling," Computer, vol. 35, no. 2, pp. 59-67, 2002.
21. E. Argollo, A. Falcón, P. Faraboschi, M. Monchiero, and D. Ortega, "COTSon: infrastructure for full system simulation," SIGOPS Oper. Syst. Rev., vol. 43, no. 1, pp. 52-61, 2009.
22. A. S. Cassidy, J. M. Paul, and D. E. Thomas, "Layered, multi-threaded, high-level performance design," in DATE '03: Proceedings of the conference on Design, Automa-tion and Test in Europe, (Washington, DC, USA), p. 10954, IEEE Computer Society, 2003.
23. D. Brooks, V. Tiwari, and M. Martonosi, "Wattch: A framework for architecturallevel power analysis and optimizations," in ISCA '00: Proceedings of the 27th annual international symposium on Computer architecture, (New York, NY, USA), pp. 83-94, ACM, 2000.
24. S. Nussbaum and J. E. Smith, "Modeling superscalar processors via statistical simulation," in PACT '01: Proceedings of the 2001 International Conference on Parallel Architectures and Compilation Techniques, (Washington, DC, USA), pp. 15-24, IEEE Computer Society, 2001. (Pubitemid 33085421)
25. D. Burger and T. M. Austin, "The SimpleScalar tool set, version 2.0," SIGARCH Comput. Archit. News, vol. 25, no. 3, pp. 13-25, 1997.
26. M. Monchiero, J. H. Ahn, A. Falcón, D. Ortega, and P. Faraboschi, "How to simulate 1000 cores," SIGARCH Comput. Archit. News, vol. 37, no. 2, pp. 10-19, 2009.
27. D. Genbrugge, S. Eyerman, and L. Eeckhout, "Interval simulation: Raising the level of abstraction in architectural simulation," in HPCA, pp. 1-12, 2010.
28. J. Shin, K. Tam, D. Huang, B. Petrick, H. Pham, C. Hwang, H. Li, A. Smith, T. Johnson, F. Schumacher, D. Greenhill, A. Leon, and A. Strong, "A 40nm 16-core 128-thread CMT SPARC SoC processor," in Solid-State Circuits Conference Digest of Technical Papers (ISSCC), 2010 IEEE International, pp. 98 -99, 2010.