An integrated optimization approach for nanohybrid circuit cell mapping

IEEE Transactions on Nanotechnology

Volumn 10, Issue 6, 2011, Pages 1275-1284

  Xia, Yinshui ^a   Chu, Zhufei ^a   Hung, William N N ^b   Wang, Lunyao ^a   Song, Xiaoyu ^c  

^a NINGBO UNIVERSITY   (China)

^b SYNOPSYS INC   (United States)

^c Portland State University   (United States)

Author keywords

Mapping; memetic; nanoscale hybrid circuit; optimization

Indexed keywords

BUFFER INSERTION; CELL MAPPING; CIRCUIT CELLS; HYBRID CIRCUIT; INTEGRATED OPTIMIZATION; LAGRANGIAN RELAXATION; MEMETIC; NANOHYBRIDS; NUMERICAL RESULTS; RUNTIMES; SELF-LEARNING; SOLUTION METHODOLOGY; STRUCTURAL CONNECTIVITY; TIMING DELAY;

MAPPING; NANOSTRUCTURED MATERIALS; NUMERICAL METHODS; OPTIMIZATION;

TIMING CIRCUITS;

EID: 81255144261     PISSN: 1536125X     EISSN: None     Source Type: Journal    
DOI: 10.1109/TNANO.2011.2131153     Document Type: Article

References (33)

1. K.K. Likharev and D. B. Strukov, "CMOL: Devices, circuits, and architectures," in Introducing Molecular Electronics (Lecture Notes in Physics), vol. 680, G. Cuniberti, K. Richter, and G. Fagas, Eds. Berlin, Germany: Springer-Verlag, 2005, pp. 447-477. (Pubitemid 44445609)
2. J. Borghetti, G. S. Snider, P. J. Kuekes, J. J. Yang, D. R. Stewart, and R. S. Williams, "Memristive switches enable stateful logic operations via material implication," Nature, vol. 464, no. 7290, pp. 873-876, 2010.
3. D. B. Strukov, G. S. Snider, D. R. Stewart, and R. S. Williams, "The missing memristor found," Nature, vol. 453, no. 7191, pp. 80-83, 2008. (Pubitemid 351630336)
4. J. Xiang,W. Lu, Y. Hu, Y.Wu, H. Yan, and C. M. Lieber, "Ge/Si nanowire heterostructures as high-performance field-effect transistors," Nature, vol. 441, no. 25, pp. 489-493, 2006. (Pubitemid 44050147)
5. Y. Chen, G.-Y. Jung, D. A. A. Ohlberg, X. Li,D. R. Stewart, J.O. Jeppesen, K. A. Nielsen, J. F. Stoddart, and R. S. Williams, "Nanoscale molecularswitch crossbar circuits," Nanotechnology, vol. 14, pp. 462-468, 2003.
6. P. J. Kuekes, D. R. Stewart, and R. S. Williams, "The crossbar latch: Logic value storage, restoration, and inversion in crossbar circuits," J. Appl. Phys., vol. 97, pp. 034 301-1-034 301-5, 2005.
7. G. S. Snider, P. J. Kuekes, and R. S. Williams, "CMOS-like logic in defective, nanoscale crossbars," Nanotechnology, vol. 15, pp. 881-891, 2004.
8. W. Lu and M. L. Charles, "Nanoelectronics from the bottom up," Nat. Mater., vol. 6, pp. 841-850, 2007. (Pubitemid 350050579)
9. D. B. Strukov and K. K. Likharev, "Prospects for terabit-scale nanoelectronic memories," Nanotechnology, vol. 16, pp. 137-148, 2005. (Pubitemid 40121546)
10. D. Strukov and K. Likharev,"CMOLFPGA:Areconfigurable architecture for hybrid digital circuits with two-terminal nanodevices," Nanotechnology, vol. 16, no. 6, pp. 888-900, 2005. (Pubitemid 40666599)
11. O. Türel, J. H. Lee, X. Ma, and K. K. Likharev, "Architectures for nanoelectronic implementation of artificial neural networks: New results," Neurocomputing, vol. 64, pp. 271-283, 2005. (Pubitemid 40425323)
12. G. Chen, X. Song, and P. Hu, "A theoretical investigation on CMOL FPGA cell assignment problem," IEEE Trans. Nanotechnol., vol. 8, no. 3, pp. 322-329, May 2009.
13. D. Strukov and K. Likharev, "A reconfigurable architecture for hybrid CMOS/nanodevice circuits," in Proc. ACM/SIGDA 14th Int. Symp. Field Programmable Gate Arrays, Monterey, CA, 2006, pp. 131-140. (Pubitemid 44032246)
14. G. Snider and R. Williams, "Nano/CMOS architectures using a fieldprogrammable nanowire interconnect," Nanotechnology, vol. 18, pp. 1-11, 2007.
15. D. Tu, M. Liu, W. Wang, and S. Haruehanroengra, "Three-dimensional CMOL: Three-dimensional integration of CMOS/nanomaterial hybrid digital circuits," IET Micro Nano Lett., vol. 2, no. 2, pp. 40-45, 2007. (Pubitemid 47035542)
16. D. B. Strukov and R. S. Williams, "Four-dimensional address topology for circuits with stacked multilayer crossbar arrays," Proc. Natl. Acad. Sci. USA, vol. 106, no. 48, pp. 20 155-20 158, 2010.
17. D. Strukov and A. Mishchenko, "Monolithically stackable hybrid FPGA," in Proc.Design, Autom. Test Eur.,Dresden,Germany,Aug. 2010, pp. 661-666.
18. D. B. Strukov and K. K. Likharev. (2006). "CMOL FPGA CAD: An interactive tool for mapping sequential circuits on CMOL FPGA," Available:http://pavel.physics.sunysb.edu/~likharev/nano/cad.html
19. W. N. N. Hung, C. Gao, X. Song, and D. Hammerstrom, "Defect tolerant CMOL cell assignment via satisfiability," IEEE Sensors J., vol. 8, no. 6, pp. 823-830, Jun. 2008.
20. Q. H. Nguyen, Y.-S. Ong, and M. H. Lim, "A probabilistic memetic framework," IEEE Trans. Evol. Comput., vol. 13, no. 3, pp. 604-623, Jun. 2009.
21. K. Tang, Y. Mei, and X. Yao, "Memetic algorithm with extended neighborhood search for capacitated arc routing problems," IEEE Trans. Evol. Comput., vol. 13, no. 5, pp. 1151-1166, Oct. 2009.
22. M. Tang and X. Yao, "A memetic algorithm for VLSI floorplanning," IEEE Trans. Syst., Man, Cybern. B, Cybern., vol. 37, no. 1, pp. 62-69, Feb. 2007. (Pubitemid 46358480)
23. Z. Chu, Y. Xia, W. N. N. Hung, L. Wang, and X. Song, "A memetic approach for nanoscale hybrid circuit cell mapping," in Proc. 13th Euromicro Conf. Digital Syst. Design, Lille, France, Sep. 2010, pp. 681-688.
24. C. Gao and D. Hammerstrom, "Cortical models onto CMOLandCMOS-Architectures and performance/price," IEEE Trans. Circuits Syst. I: Fundam. Theory Appl., vol. 54, no. 11, pp. 2502-2515, Nov. 2007.
25. M. L. Fisher, "The Lagrangian relaxation method for solving integer programming problems," Manage. Sci., vol. 27, no. 1, pp. 1-18, 1981.
26. P. B. Luh, X. Zhao, Y. Wang, and L. S. Thakur, "Lagrangian relaxation neural networks for job shop scheduling," IEEE Trans. Robot. Autom., vol. 16, no. 1, pp. 78-88, Feb. 2000. (Pubitemid 30593785)
27. S. Lee and M. D. F. Wong, "Timing-driven routing for FPGAs based on Lagrangian relaxation," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 22, no. 4, pp. 506-510, Apr. 2003.
28. E. M. Sentovich, K. J. Singh, L. Lavagno, C. Moon, R. Murgai, A. Saldanha, H. Savoj, P. R. Stephan, R. K. Brayton, and A. Sangiovanni- Vincentelli, "SIS: A system for sequential circuit synthesis," EECS Dept., Univ. California, Berkeley, Tech. Rep.UCB/ERLM92/41, 1992. [Online]. Available: http://www.eecs.berkeley.edu/Pubs/TechRpts/1992/2010.html
29. S. N. Sivanandam and S. N. Deepa, Introduction to Genetic Algorithms. Berlin, Germany: Springer-Verlag, 2008.
30. K. Shahookar and P. Mazumder, "A genetic approach to standard cell placement using meta-genetic parameter optimization," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 9, no. 5, pp. 500-511, May 1990. (Pubitemid 20724379)
31. W. Swartz, "Placement using simulated annealing," in Handbook of Algorithms for Physical Design Automation, C. J. Alpert, D. P. Mehta, and S. S. Sapatnekar, Eds. Boca Raton, FL: CRC Press, 2008, pp. 311-325.
32. D. B. Strukov and K. K. Likharev, "CMOL FPGA circuits," in Proc. Int. Conf. Comput. Design, Las Vegas, NV, 2006, pp. 213-219.
33. F. Brglez, D. Bryan, and K. Kozminski, "Combinational profiles of sequential benchmark circuits," in Proc. 1989 IEEE Int. Symp. Circuits Syst., Portland, OR, May 1989, pp. 1929-1934. (Pubitemid 20665296)