Cross-layer analysis, testing and verification of automotive control software

Embedded Systems Week 2011, ESWEEK 2011 - Proceedings of the 9th ACM International Conference on Embedded Software, EMSOFT'11

Volumn , Issue , 2011, Pages 263-272

  Broy, Manfred ^a   Chakraborty, Samarjit ^a   Goswami, Dip ^a   Ramesh, S ^b   Satpathy, M ^b   Resmerita, Stefan ^c   Pree, Wolfgang ^c  

^a TECHNICAL UNIVERSITY OF MUNICH   (Germany)

^b GENERAL MOTORS CORPORATION   (United States)

^c UNIVERSITY OF SALZBURG   (Austria)

Author keywords

Automotive control systems; Model based code generation; Model based testing and verification

Indexed keywords

AUTOMOTIVE CONTROL; AUTOMOTIVE CONTROL SYSTEMS; BRAKE CONTROL; CAN BUS; CODE GENERATION; CONTROL APPLICATIONS; CONTROL MESSAGES; CONTROL PERFORMANCE; CONTROL SOFTWARE; CONTROL TASK; CROSS-LAYER; CRUISE CONTROL; DESIGN FLOWS; ELECTRONIC CONTROL UNITS; EXECUTION TIME; FLEXRAY; MODEL BASED TESTING; MODEL-BASED CODE GENERATION; MULTI-LAYERED; RESEARCH CHALLENGES; SCHEDULING POLICIES; SIMULINK; TASK PARTITIONING;

CONTROL; CONTROL SYSTEM ANALYSIS; EMBEDDED SOFTWARE; EMBEDDED SYSTEMS; NETWORK COMPONENTS; SCHEDULING; SOFTWARE TESTING; VERIFICATION;

BEHAVIORAL RESEARCH;

EID: 80455179700     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/2038642.2038683     Document Type: Conference Paper

References (58)

1. Absint. aiT worst-case execution time analyzers. http://www.absint.com/ ait/, 2010.
2. AUTOSAR Specification of FlexRay interface, version 3.0.3, www.autosar.org.
3. Applied Dynamics International. www.adi.com.
4. E. Bini and A. Cervin. Delay-aware period assignment in control systems. In IEEE RTSS, 2008.
5. G. Bosman. A survey of co-design ideas and methodologies. Master's thesis, Vrije Universiteit, 2003.
6. C. Brooks, E.A. Lee, X. Liu, S. Neuendorffer, Y. Zhao, and H. Zheng. Heterogeneous concurrent modeling and design in Java (Volume 1: Introduction to Ptolemy II). EECS Department, University of California, Berkeley, 2007.
7. K. Butts. Presentation at the 2011 Workshop on open problems and challenges in automotive control, UC Berkeley. http://www.mpc.berkeley.edu/2011- workshop/presentations, 2011.
8. R. Castane, P. Martí, M. Velasco, and A. Cervin. Resource management for control tasks based on the transient dynamics of closed-loop systems. In ECRTS, 2006.
9. A. Cervin and P. Alriksson. Optimal on-line scheduling of multiple control tasks: A case study. In ECRTS, 2006.
10. A. Cervin, D. Henriksson, B. Lincoln, J. Eker, and Karl-Erik Årzén. How does control timing affect performance? Analysis and simulation of timing using Jitterbug and TrueTime. IEEE Control Systems Magazine, 23(3), 2003.
11. Chrona GmBH. Chrona creation suite. http://www.chrona.com/en/products/ creation-suite/2011.
12. Chrona GmBH. Chrona validation suite. http://www.chrona.com/en/products/ validation-suite/2011.
13. S. Edwards, L. Lavagno, E. A. Lee, and A. Sangiovanni-Vincentelli. Design of embedded systems: Formal models, validation, and synthesis. Proceedings of the IEEE, pages 366-390, 1999.
14. Esterel Technologies. Understanding how SCADE KCG generates safe C code (white paper). http://dnlcenter.esterel-technologies.com, 2011.
15. thEuropean Congress on Embedded Real Time Software, 2008.
16. A. A. Gadkari, A. Yeolekar, J. Suresh, S. Ramesh, S. Mohalik, and K. C. Shashidhar. Automotgen: Automatic model oriented test generator for embedded control systems. In CAV, 2008.
17. P. Godefroid, N. Klarlund, and K. Sen. Dart: directed automated random testing. In PLDI, pages 213-223, 2005.
18. D. Goswami, R. Schneider, and S. Chakraborty. Co-design of Cyber-Physical Systems via controllers with flexible delay constraints. In ASP-DAC, 2011.
19. D. Goswami, R. Schneider, and S. Chakraborty. Re-engineering Cyber-Physical control applications for hybrid communication protocols. In DATE, 2011.
20. N. Halbwachs. Synchronous programming of reactive systems. Kluwer Academic Pub., 1993.
21. N. He, P. Rummer, and D. Kroening. Test-case generation for embedded Simulink via Formal Concept Analysis. 2011.
22. T. A. Henzinger, C. M. Kirsch, M. A.A. Sanvido, and W.Pree. From control models to real-time code using Giotto. Control Systems Magazine, IEEE, 23(1):50-64, 2002.
23. S. Hong, X. S. Hu, and M. D. Lemmon. Reducing delay jitter of real-time control tasks through adaptive deadline adjustments. In ECRTS, 2010.
24. H. Huebert. A survey of HW/SW co-simulation techniques and tools. Master's thesis, Royal Institute of Technology, Stockholm, Sweden, 1998.
25. INCHRON. The CHRONSIM simulator. http://www.inchron.com/chronsim.html, 2010.
26. Y. Jia and M. Harman. An analysis and survey of the development of mutation testing. IEEE Transactions on Software Engineering, 2010.
27. A. Kanade, R. Alur, F. Ivancic, S. Ramesh, S. Sankaranarayanan, and K. C. Shashidhar. Generating and analyzing symbolic traces of Simulink/Stateflow Models. In CAV, 2009.
28. A. Kanade, R. Alur, S. Ramesh, and K. C. Shashidhar. Symbolic analysis for improving simulation coverage of Simulink/Stateflow Models. In EMSOFT, 2008.
29. J. Liu, M. Lajolo, and A. Sangiovanni-Vincentelli. Software timing analysis using HW/SW co-simulation and instruction set simulator. In CODES/CASHE, 1998.
30. J. Liu and E. Lee. Timed multitasking for real-time embedded software. IEEE Control Systems Magazine, 23:65-75, 2002.
31. R. Majumdar and K. Sen. Hybrid concolic testing. In ICSE, pages 416-426, 2007.
32. A. Masrur, D. Goswami, R. Schneider, H. Voit, A. Annaswamy, and S. Chakraborty. Schedulability analysis of distributed Cyber-Physical applications on mixed time-/event-triggered bus architectures with retransmissions. In IEEE SIES, 2011.
33. Mentor Graphics Corporation. Seamless co-verification environment user's and reference manual, version 2.2. Wilsonville, Oregon, 1996-1998.
34. Object Management Group. Model driven architecture, 2010.
35. J. Offutt and J.M. Voas. Subsumption of condition overage techniques by mutation testing. 1996.
36. W. Pree and J. Templ. Modeling with the Timing Definition Language (TDL). In ASWSD, 2006.
37. Reactive Systems. www.reactive-systems.com.
38. S. Resmerita, P. Derler, A. Naderlinger, and W. Pree. Migration of legacy software towards correct-by-construction timing behavior. In MontereyWorkshop on Modelling, Development and Verification of Adaptive Computer Systems, 2010.
39. S. Resmerita, P. Derler, W. Pree, and A. Naderlinger. Modeling and simulation of TDL aplications. Lecture Notes in Computer Science, 2010.
40. J. A. Rowson. Hardware/software co-simulation. In DAC, 1994.
41. TNI-Software. www.tni-software.com.
42. I. Saha, K. Chakraborty, S. Roy, B. V. Reddy, V. Kurapati, and V. Sharma. An approach to reverse engineering of C programs to Simulink models with conformance testing. In ISEC, 2009.
43. Alberto Sangiovanni-Vincentelli. Defining platform-based design. EEDesign of EETimes, 2002.
44. M. Satpathy, A. Yeolekar, P. Prakash, and S. Ramesh. Efficient coverage of parallel and hierarchical Stateflow models for test case generation. Journal on Software Testing, Verification and Reliability, 2011.
45. M. Satpathy, A. Yeolekar, and S. Ramesh. Randomized directed testing (redirect) for Simulink/Stateflow Models. In EMSOFT, 2008.
46. R. Schneider, D. Goswami, S. Zafar, M. Lukasiewycz, and S. Chakraborty. Constraint-driven synthesis and tool-support for FlexRay-Based automotive control systems. In CODES+ISSS, 2011.
47. K. Sen, D. Marinov, and G. Agha. Cute: a concolic unit testing engine for C. In ESEC/SIGSOFT FSE, 2005.
48. S. A. Seshia and J. Kotker. Gametime: A toolkit for timing analysis of software. In TACAS/ETAPS, 2011.
49. J. Sifakis, S. Tripakis, and S. Yovine. Building models of real-time systems from application software. In Proceedings of the IEEE Special issue on modeling and design of embedded, pages 100-111, 2003.
50. S. Soheil, P. Eles, Z. Peng, P. Tabuada, and A. Cervin. Dynamic scheduling and control-quality optimization of self-triggered control applications. In IEEE RTSS, 2010.
51. sal.csl.sri.com.
52. T-VEC technologies. www.t-vec.com.
53. S. A. Vilkomir and J. P. Bowen. From MC/DC to RC/DC: Formalization and analysis of control-flow testing criteria. Formal Methods and Testing, pages 240-270, 2008. (Pubitemid 351658856)
54. H. Voit, R. Schneider, D. Goswami, A. Annaswamy, and Chakraborty S. Optimizing hierarchical schedules for improved control performance. In IEEE SIES, 2010.
55. Yin W., Stéphane L., Terence K., Manjunath K., and Scott M. The theory of deadlock avoidance via discrete control. In POPL, 2009.
56. G. C. Walsh, H. Ye, and L. G. Bushnell. Stability analysis of networked control systemss. IEEE Trans. on Control System Technology, 10(3):438-446, 2002. (Pubitemid 34630818)
57. R. Wilhelm, J. Engblom, A. Emerdahl, N. Holsti, S. Thesing, D. Whalley, G. Bernat, C.n Ferdinand, R. Heckmann, T. Mitra, F. Mueller, I. Puaut, P. Puschner, J. Staschulat, and P. Stenström. The worst-case execution-time problem - overview of methods and survey of tools. ACM Trans. Embed. Comput. Syst., 7(3), 2008.
58. F. Zhang, K. Szwaykowska, W. Wolf, and V. J. Mooney. Task scheduling for control oriented requirements for Cyber-Physical Systems. In IEEE RTSS, 2008.