Memory virtualization for multithreaded reconfigurable hardware

Proceedings - 21st International Conference on Field Programmable Logic and Applications, FPL 2011

Volumn , Issue , 2011, Pages 185-188

  Agne, Andreas ^a   Platzner, Marco ^a   Lübbers, Enno ^b  

^a UNIVERSITY OF PADERBORN   (Germany)

^b AIRBUS GROUP INNOVATIONS   (Germany)

Author keywords

FPGAs; Multithreaded hardware; Safetycritical systems; Virtualization

Indexed keywords

ADDRESS TRANSLATION; DESIGN CONSIDERATIONS; DEVELOPMENT MODEL; EXPERIMENTAL EVALUATION; FPGAS; HARDWARE COMPONENTS; HARDWARE THREADS; MEMORY ADDRESS; MEMORY VIRTUALIZATION; MULTITHREADED; MULTITHREADED PROGRAMMING; NON RECURRING ENGINEERING; PARALLEL HARDWARE; RUNTIME ENVIRONMENTS; SAFETY CRITICAL SYSTEMS; SAFETY-CRITICAL DOMAIN; SEQUENTIAL SOFTWARES; SINGLE CPU; VIRTUALIZATIONS;

COMPUTER HARDWARE; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); HARDWARE; REUSABILITY; VIRTUAL REALITY;

RECONFIGURABLE HARDWARE;

EID: 80455127114     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/FPL.2011.42     Document Type: Conference Paper

References (16)

1. Xilinx, "Virtex-6 FPGA Family Overview (DS150)," Data Sheet, January 2010.
2. Altera, "Stratix V Device Family Overview," White Paper, January 2011.
3. Xilinx, "Zynq-7000 EPP Extensible Processing Platform," Product Brief, 2011.
4. E. Lübbers and M. Platzner, "ReconOS: Multithreaded Programming for Reconfigurable Computers," ACM Transactions on Embedded Computing Systems (TECS), Special Issue CAPA, 2009.
5. D. Andrews, R. Sass, E. Anderson, J. Agron, W. Peck, J. Stevens, F. Baijot, and E. Komp, "Achieving Programming Model Abstractions for Reconfigurable Computing," IEEE Transactions on Large Scale Integration (VLSI) Systems, 2008.
6. N. W. Bergmann, J. A. Williams, J. Han, and Y. Chen, "A Process Model for Hardware Modules in Reconfigurable Systems-on-Chip," in Architecture of Computing Systems, Dynamically Reconfiguable Systems Workshop, 2006.
7. A. Keller, B. Plattner, E. Lübbers, M. Platzner, and C. Plessl, "Reconfigurable Nodes for Future Networks," in Proc. IEEE Globecom Workshop on Network of the Future (FutureNet). IEEE, Dec. 2010, pp. 372-376.
8. S. Samara, "Partitioning granularity, communication overhead, and adaptation in OS services for Distributed Reconfigurable Systems on Chip," in The 13th IEEE International Conference on Computational Science and Engineering. IEEE Computer Society, Dec. 2010.
9. M. Happe, E. Lübbers, and M. Platzner, "An Adaptive Sequential Monte Carlo Framework with Runtime HW/SW Repartitioning," in Proceedings of the International Conference on Field-Programmable Technology (FPT), Dec. 2009.
10. G. J. Brebner, "A Virtual Hardware Operating System for the Xilinx XC6200," in International Workshop on Field- Programmable Logic and Applications (FPL), 1996.
11. C. Steiger, H. Walder, and M. Platzner, "Operating Systems for Reconfigurable Embedded Platforms: Online Scheduling of Realtime Tasks," IEEE Transactions on Computers, 2004.
12. M. Vuletic, L. Pozzi, and P. Ienne, "Virtual Memory Window for Application-Specific Reconfigurable Coprocessors," IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2006.
13. P. Garcia and K. Compton, "A Reconfigurable Hardware Interface for a Modern Computing System," in Proceedings of the 15th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM 2007), 2007.
14. H. Lange and A. Koch, "Low-Latency High-Bandwidth HW/SW Communication in a Virtual Memory Environment," in Field Programmable Logic and Applications (FPL), 2008.
15. D. S. Miller, "Cache and TLB Flushing Under Linux," Linux Kernel Documentation, December 2008, linux/Documentation/cachetlb.txt.
16. "Xilinx UG011 PowerPC Processor Reference Guide," 2007.