Observer based verification of IEC 61499 function blocks

IEEE International Conference on Industrial Informatics (INDIN)

Volumn , Issue , 2011, Pages 609-614

  Bhatti, Zeeshan E ^a   Sinha, Roopak ^b   Roop, Partha S ^a  

^a UNIVERSITY OF AUCKLAND   (New Zealand)

^b INRIA   (France)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTATION TIME; CTL MODEL; ESTEREL; EXECUTION CONTROL; EXPERIMENTAL EVALUATION; FORMAL VERIFICATIONS; FUNCTION BLOCK; IEC 61499; INDUSTRIAL PROCESS CONTROL; INTERNATIONAL STANDARDS; ORIGINAL DESIGN; REACHABILITY; SYSTEM PROPERTY; VERIFICATION RESULTS;

DESIGN; INDUSTRY; INFORMATION SCIENCE; MODEL CHECKING; OBSERVABILITY;

STANDARDS;

EID: 80054995047     PISSN: 19354576     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/INDIN.2011.6034948     Document Type: Conference Paper

References (22)

1. IEC 61499 function blocks for industrial-process measurement and control systems. Geneva, Switzerland: International Electrotechnical Commission, 2005, no. IEC 61499.
2. C. L. Heitmeyer, B. G. Labaw, and R. D. Jeffords, "A benchmark for comparing different approaches for specifying and verifying real-time systems, " in 10TH IEEE Workshop on Real-Time Operating Systems and Software, 1993.
3. L. H. Yoong and P. Roop, "Verifying IEC 61499 function blocks using Esterel, " Embedded Systems Letters, IEEE, vol. 2, no. 1, pp. 1-4, March 2010.
4. G. Frey and L. Litz, "Formal methods in PLC programming, " in Systems, Man, and Cybernetics, 2000 IEEE International Conference on, vol. 4, 2000, pp. 2431-2436 vol.4.
5. C. Pang and V. Vyatkin, "Automatic model generation of IEC 61499 function block using net condition/event systems, " in Industrial Informatics, 2008. INDIN 2008. 6th IEEE International Conference on, July 2008, pp. 1133-1138.
6. E. A. Emerson and J. Y. Halpern, "Decision procedures and expressiveness in the temporal logic of branching time, " Journal of Computer and System Sciences, vol. 30, no. 1, pp. 1-24, 1985.
7. "Model checkers for net condition/event system, " http://www.ece. auckland.ac.nz/-vyatkin/tools/modelchekers.html, Feburary 2008.
8. G. Cěngić, O. Ljungkrantz, and K. A° kesson, "Formal modeling of function block applications running in IEC 61499 execution runtime, " in Emerging Technologies and Factory Automation, 2006. ETFA '06. IEEE Conference on, September 2006, pp. 1269-1276.
9. M.-P. Stanica and H. Guéguen, "A timed automata model of IEC 61499 basic function blocks semantic, " in Euromicro European Conference Real-Time Systems, Porto, Portugal, July 2003.
10. C. Schnakenbourg, J.-M. Faure, and J.-J. Lesage, "Towards IEC 61499 function blocks diagrams verification, " in Systems, Man and Cybernetics, 2002 IEEE International Conference on, vol. 3, October 2002, pp. 6-11.
11. F. Boussinot and R. D. Simone, "Another look at real time programming, " in Proceedings of the IEEE, vol. 79, 1991, pp. 1293-1304.
12. T. Gautier, P. Le Guernic, and L. Besnard, "SIGNAL: A declarative language for synchronous programming of real-time systems, " in Functional Programming Languages and Computer Architecture, ser. Lecture Notes in Computer Science, G. Kahn, Ed. Springer Berlin/Heidelberg, 1987, vol. 274, pp. 257-277.
13. V. Dubinin, V. Vyatkin, and H.-M. Hanisch, "Modelling and verification of IEC 61499 applications using prolog, " in Emerging Technologies and Factory Automation, 2006. ETFA '06. IEEE Conference on, September 2006, pp. 774-781.
14. N. Völker and B. J. Krämer, "Automated verification of function blockbased industrial control systems, " Science of Computer Programming, vol. 42, no. 1, pp. 101-113, 2002.
15. A. P. Sistla and E. M. Clarke, "The complexity of propositional linear temporal logics, " J. ACM, vol. 32, pp. 733-749, July 1985.
16. N. Halbwachs, F. Lagnier, and P. Raymond, "Synchronous observers and the verification of reactive systems, " in Proceedings of the Third International Conference on Methodology and Software Technology: Algebraic Methodology and Software Technology. London, UK: Springer-Verlag, 1994, pp. 83-96.
17. R. Sinha, "Automated techniques for formal verification of SoCs, " Ph.D. dissertation, The University of Auckland, 2009. [Online]. Available: http://hdl.handle.net/2292/4238
18. L. H. Yoong, P. Roop, V. Vyatkin, and Z. Salcic, "A synchronous approach for IEC 61499 function block implementation, " Computers, IEEE Transactions on, vol. 58, no. 12, pp. 1599-1614, December 2009.
19. -, "Synchronous execution of IEC 61499 function blocks using Esterel, " in Industrial Informatics, 2007 5th IEEE International Conference on, vol. 2, June 2007, pp. 1189-1194.
20. S. Devadas, H.-K. Ma, and A. Newton, "On the verification of sequential machines at differing levels of abstraction, " Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on, vol. 7, no. 6, pp. 713-722, Jun. 1988.
21. C. Baier and J.-P. Katoen, Principles of Model Checking. Cambridge, Massachusetts, USA.: The MIT Press, 2008, pp. 496-521.
22. R. Cleaveland, "Tableau-based model checking in the propositional mucalculus, " Acta Informatica, vol. 27, pp. 725-747, 1990.