PEPPHER: Efficient and productive usage of hybrid computing systems

IEEE Micro

Volumn 31, Issue 5, 2011, Pages 28-41

  Benkner, Siegfried ^a   Pllana, Sabri ^a   Larsson Träff, Jesper ^a   Tsigas, Philippas ^b   Dolinsky, Uwe ^c   Augonnet, Cédric ^d   Bachmayer, Beverly ^e   Kessler, Christoph ^f   Moloney, David ^g   Osipov, Vitaly ^h  

^a UNIVERSITY OF VIENNA   (Austria)

^b CHALMERS UNIVERSITY OF TECHNOLOGY   (Sweden)

^c Codeplay Software ^*  (United Kingdom)

^d INRIA   (France)

^e INTEL DEUTSCHLAND GMBH   (Germany)

^f Linökping University   (Sweden)

^g Movidius ^*  (Ireland)

^h KARLSRUHE INSTITUTE OF TECHNOLOGY   (Germany)

Author keywords

CPU; GPU; hybrid computing; multicore; PEPPHER

Indexed keywords

CPU; GPU; HYBRID COMPUTING; MULTI CORE; PEPPHER;

COMPUTER SYSTEMS; HYBRID SYSTEMS; PROGRAM PROCESSORS;

COMPUTER SOFTWARE PORTABILITY;

EID: 80054864401     PISSN: 02721732     EISSN: None     Source Type: Journal    
DOI: 10.1109/MM.2011.67     Document Type: Article

References (15)

1. M.W. Hall, Y. Gil, and R.F. Lucas, "Self- Configuring Applications for Heterogeneous Systems: Program Composition and Optimization Using Cognitive Techniques," Proc. IEEE, vol. 96, no. 5, 2008, pp. 849-862.
2. M. Sandrieser, S. Benkner, and S. Pllana, "Explicit Platform Descriptions for Heterogeneous Many-Core Architectures," Proc. 16th Int'l Workshop High-Level Parallel Programming Models and Supportive Environments, Int'l Parallel and Distributed Processing Symp., IEEE Press, 2011, p. 42.
3. C.W. Kessler and W. Löwe, "A Framework for Performance-Aware Composition ofExplicitly Parallel Components," Parallel Computing: Architectures, Algorithms, and Applications, IOS Press, 2007, pp. 227-234.
4. U. Dastgeer, J. Enmyren, and C. Kessler, "Auto-Tuning SkePU: A Multi-backend Skeleton Programming Framework for Multi- GPU Systems," Proc. 4th Int'l Workshop Multicore Software Eng., ACM Press, 2011, pp. 25-32.
5. C. Augonnet et al., "StarPU: A Unified Platform for Task Scheduling on Heterogeneous Multicore Architectures," Concurrency and Computation: Practice and Experience, vol. 23, no. 2, 2011, pp. 187-198.
6. H. Topcuoglu, S. Hariri, and M.-Y. Wu, "Performance-Effective and Low-Complexity Task Scheduling for Heterogeneous Computing," IEEE Trans. Parallel and Distributed Systems, vol. 13, no. 3, 2002, pp. 260-274. (Pubitemid 34448780)
7. M. Wimmer and J.L. Träff, "Work-Stealing for Mixed-Mode Parallelism by Deterministic Team-Building, Proc. 23rd ACM Symp. Parallelism in Algorithms and Architectures, ACM Press, 2011, pp. 105-115.
8. N. Leischner, V. Osipov, and P. Sanders, "GPU Sample Sort," Proc. 24th IEEE Int'l Parallel and Distributed Processing Symp., IEEE CS Press, 2010, doi:10.1109/IPDPS. 2010.5470444.
9. J. Singler, P. Sanders, and F. Putze, "MCSTL: The Multi-core Standard Template Library," Proc. 13th Int'l Euro-Par Conf. Parallel Processing, LNCS 4641, Springer, 2007, pp. 682-694.
10. A. Gidenstam, H. Sundell, and P. Tsigas, "Cache-Aware Lock-Free Queues for Multiple Producers/Consumers and Weak Memory Consistency," Proc. 14th Int'l Conf. Principles of Distributed Systems, LNCS 6490, Springer, 2010, pp. 302-317.
11. P. Cooper et al., "Offload: Automating Code Migration to Heterogeneous Multicore Systems," Proc. 5th Int'l Conf. High Performance Embedded Architectures and Compilers, LNCS 5952, Springer, 2010, pp. 337-352.
12. P.H. Ha, P. Tsigas, and O.J. Anshus, "NBFEB: A Universal Scalable Easy-to-Use Synchronization Primitive for Many-Core Architectures," Proc. 13th Int'l Conf. Principles of Distributed Systems, LNCS 5923, Springer, 2009, pp. 189-203.
13. E. Agullo et al., "QR Factorization on a Multicore Node Enhanced with Multiple GPU Accelerators," Proc. 25th IEEE Int'l Parallel and Distributed Processing Symp., IEEE Press, 2011, p. 32.
14. A. Buttari et al., "A Class of Parallel Tiled Linear Algebra Algorithms for Multicore Architectures," Parallel Computing, vol. 35, no. 1, 2009, pp. 38-53.
15. S. Tomov et al., "Dense Linear Algebra Solvers for Multicore with GPU Accelerators," Proc. 15th Int'l Workshop High-Level Parallel Programming Models and Supportive Environments, Int'l Parallel Distributed Processing Symp., IEEE Press, 2010, pp. 1-8.