Harmonic signal rejection schemes of polyphase downconverters

IEEE Transactions on Circuits and Systems I: Regular Papers

Volumn 58, Issue 10, 2011, Pages 2308-2317

  Yamaji, Takafumi ^a   Tanimoto, Hiroshi ^b   Matsuno, Junya ^a   Itakura, Tetsuro ^a  

^a TOSHIBA CORPORATION   (Japan)

^b KITAMI INSTITUTE OF TECHNOLOGY   (Japan)

Author keywords

Circuit analysis; harmonic rejection; interference suppression; mixers; polyphase circuit; radio communication

Indexed keywords

DIFFERENTIAL AMPLIFIERS; ELECTRIC NETWORK ANALYSIS; HARMONIC ANALYSIS; INTERFERENCE SUPPRESSION; MICROSTRIP DEVICES; MIXERS (MACHINERY); RADIO COMMUNICATION; SUMMING CIRCUITS;

COMMON MODE REJECTIONS; COMMON MODE SIGNAL; HARMONIC REJECTION; HARMONIC SIGNALS; PHASE CONVERTERS; SIMPLE MODELING; SIMPLE STRUCTURES; WIDEBAND RECEIVERS;

MIXER CIRCUITS;

EID: 80053566404     PISSN: 15498328     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCSI.2011.2131350     Document Type: Article

References (17)

1. Z. Ru, N. A. Moseley, E. A. M. Klumperink, and B. Nauta, "Digitally enhanced software-defined radio receiver robust to out-of band interference," IEEE J. Solid-State Circuits, vol. 44, pp. 3359-3375, Dec. 2009.
2. Z. Ru, E. Klumperink, G. Wienk, and B. Nauta, "A software-defined radio receiver architecture robust to out-of-band interference," in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers (ISSCC2009), San Francisco, CA, Feb. 2009, pp. 230-231.
3. N. A. Moseley, Z. Ru, E. A. M. Klumperink, and B. Nauta, "A 400-to-900 MHz receiver with dual-domain harmonic rejection exploiting adaptive interference cancellation," in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers (ISSCC2009), San Francisco, CA, Feb. 2009, pp. 232-233.
4. T. Yamaji, J. Matsuno, H. Aoyama, M. Furuta, T. Takida, I. Akita, A. Kuroda, T. Itakura, and N. Itoh, "A 6-phase harmonic rejection down-converter with digital assist," in Symp. VLSI Circuits Dig. Tech. Papers, Honolulu, HI, Jun. 2010, pp. 181-182.
5. J. Elbornsson, F. Gustafsson, and J.-E. Eklund, "Blind adaptive equalization of mismatch errors in a time-interleaved A/D converter system," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 51, no. 1, pp. 151-158, 2004.
6. C.-Y. Wang and J.-T. Wu, "A multiphase timing-skew calibration technique using zero-crossing detection," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 56, no. 6, pp. 1102-1114, 2009.
7. R. F. Neves, J. E. Franca, S. K. Mitra, and A. Petraglia, "Discrete-time N-path decimating filters," in Proc. IEEE Int. Symp. Circuits Syst. (ISCAS), Sep. 1997, vol. 4, pp. 2345-2348.
8. M. G. Bellanger, G. Bonnerot, and M. Cuodereuse, "Digital filtering by polyphase network: Application to sample-rate alteration and filter banks," IEEE Trans. Acoust., Speech, Signal Process., vol. ASSP-24, pp. 109-114, Apr. 1976. (Pubitemid 8091032)
9. C. L. Fortescue, "Method of symmetrical coordinates applied to the solution of polyphase networks," AIEE Trans., vol. 37, pp. 1027-1140, Jun. 1918.
10. D. R. Barber and M. J. Gingell, "Polyphase modem for frequency-division multiplex," Elect. Commun., vol. 44, no. 2, pp. 108-114, 1969.
11. M. J. Gingell, "Single sideband modulation using sequence asymmetric polyphase network," Elect. Commun., vol. 48, no. 1-2, pp. 21-25, 1973.
12. F. Behbahani, Y. Kishigami, J. Leete, and A. A. Abidi, "CMOS mixers and polyphase filters for large image rejection," IEEE J. Solid-State Circuits, vol. 36, pp. 873-887, Jun. 2001. (Pubitemid 32576344)
13. T.Yamaji, T.Itakura, R. Ito, T.Ueno, and H. Okuni, "Balanced 3-phase analog signal processing for radio communications," in Proc. 2006 IEEE Int. Symp. Circuits Syst. (ISCAS 2006), Island of Kos, Greece, May 2006, pp. 3786-3789. (Pubitemid 47132378)
14. T. Yamaji, "Vector pulse-density modulation," Electron. Lett., vol. 30, no. 20, pp. 1652-1653, 1994.
15. G. I. Bourdopoulos and T. L. Deliyannis, "High-order vector sigma delta modulators," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 47, no. 6, pp. 493-503, 2000.
16. D. P. Scholnik and J. Coleman, "Space-time vector delta-sigma modulation," in Proc. 2002 IEEE Int. Symp. Circuits Syst. (ISCAS 2002), Aug. 2002, vol. 3, pp. 719-722.
17. T. Yamaji, T. Itakura, and T. Ueno, "A direct conversion receiver adopting balanced three-phase analog system," in Symp. VLSI Circuits Dig. Tech. Papers, Honolulu, HI, Jun. 2008, pp. 36-37.