A system level approach to multi-core thermal sensors calibration

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 6951 LNCS, Issue , 2011, Pages 22-31

  Bartolini, Andrea ^a   Sadri, MohammadSadegh ^a   Beneventi, Francesco ^a   Cacciari, Matteo ^a   Tilli, Andrea ^a   Benini, Luca ^a  

^a UNIVERSITY OF BOLOGNA   (Italy)

Author keywords

[No Author keywords available]

Indexed keywords

FEEDBACK STRATEGIES; HIGH POWER DENSITY; IMPACT CONTROL; LEAST-SQUARE FITTING; MASSIVE PARALLELISM; MULTI CORE; MULTI-CORE PLATFORMS; NOVEL TECHNIQUES; SENSOR ACCURACY; SINGLE CHIPS; STRESS PATTERNS; SYSTEM-LEVEL APPROACH; SYSTEMS ON CHIPS; THERMAL SENSORS;

MICROPROCESSOR CHIPS; OPTIMIZATION; SYSTEMS ANALYSIS; TIMING CIRCUITS;

SENSORS;

EID: 80053475917     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/978-3-642-24154-3_3     Document Type: Conference Paper

References (13)

1. Bartolini, A., Cacciari, M., Tilli, A., Benini, L.: A distributed and self-calibrating modelpredictive controller for energy and thermal management of high-performance multi-cores. In: Design, Automation & Test in Europe Conference & Exhibition (DATE), March 14-18, pp. 1-6 (2011)
2. Sharifi, S., Simunic Rosing, T.: Accurate direct and indirect on-chip temperature sensing for efficient dynamic thermal management. Trans. Comp.-Aided Des. Integ. Cir. Sys. 29(10), 1586-1599 (2010)
3. Humenay, E., Tarjan, D., Skadron, K.: Impact of process variations on multicore performance symmetry. In: Proceedings of the Conference on Design, Automation and Test in Europe (DATE 2007), pp. 1653-1658. EDA Consortium, San Jose (2007)
4. Paterna, F., Acquaviva, A., Caprara, A., Papariello, F., Desoli, G., Benini, L.: An efficient on-line task allocation algorithm for QoS and energy efficiency in multicore multimedia platforms. In: Design, Automation & Test in Europe Conference & Exhibition (DATE), March 14-18, pp. 1-6 (2011)
5. Remarsu, S., Kundu, S.: On process variation tolerant low cost thermal sensor design in 32nm CMOS technology. In: Proceedings of the 19th ACM Great Lakes Symposium on VLSI (GLSVLSI 2009), pp. 487-492. ACM, New York (2009)
6. Zhang, Y., Srivastava, A.: Accurate Temperature Estimation Using Noisy Thermal Sensors. In: Proc. of Design Automation Conference, pp. 472-477 (2009)
7. Revision Guide for AMD NPT Family 0Fh Processors. AMD Publication, #33610, p. 38 (October 2006)
8. IBM, Calibrating the Thermal Assist Unit in the IBM25PPC750L Processors. PowerPC Embedded Processors Application Note (October 6, 2001)
9. Howard, J., et al.: 48-Core IA-32 message-passing processor with DVFS in 45nm CMOS. In: Solid-State Circuits Conference, ISSCC (2010)
10. Intel Labs "Using the Sensor Registers", Revision 1.1, http://communities.intel.com/community/marc
11. Bartolini, A., Cacciari, M., Tilli, A., Benini, L., Gries, M.: A Virtual Platform Environment for Exploring Power, Thermal and Reliability Management Control Strategies in High-performance Multicores. In: GLSVLSI (2010)
12. Intel Labs, "SCC External Architecture Specification (EAS)", Revision 1.1, http://communities.intel.com/community/marc
13. Huang, W., Stan, M.R., Skadron, K.: Parameterized physical compact thermal modeling. IEEE Transactions on Components and Packaging Technologies 28(4), 615-622 (2005)