Memory energy management for an enterprise decision support system

Proceedings of the International Symposium on Low Power Electronics and Design

Volumn , Issue , 2011, Pages 277-282

  Kumar, Karthik ^a   Doshi, Kshitij ^b   Dimitrov, Martin ^b   Lu, Yung Hsiang ^a  

^a PURDUE UNIVERSITY   (United States)

^b INTEL CORPORATION   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMMERCIAL ENTERPRISE; ENTERPRISE SERVERS; MEMORY CONFIGURATION; PERFORMANCE DEGRADATION; SAVE ENERGY; SIGNIFICANT IMPACTS;

ARTIFICIAL INTELLIGENCE; DECISION MAKING; DECISION SUPPORT SYSTEMS; ENERGY EFFICIENCY; ENERGY UTILIZATION; LOW POWER ELECTRONICS; POWER ELECTRONICS;

INDUSTRY;

EID: 80052744960     PISSN: 15334678     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISLPED.2011.5993649     Document Type: Conference Paper

References (13)

1. M. Tolentino, J. Turner, and K. Cameron, "Memory miser: Improving main memory energy efficiency in servers," IEEE Transactions on Computers, pp. 336-350, 2008.
2. Q. Deng, D. Meisner, L. Ramos, T. Wenisch, and R. Bianchini, "Mem-Scale: Active Low-Power Modes for Main Memory," in International Conference on Architectural Support for Programming Languages and Operating Systems, 2011.
3. D. Meisner, B. Gold, and T. Wenisch, "PowerNap: eliminating server idle power," ACM SIGPLAN Notices, vol. 44, no. 3, pp. 205-216, 2009.
4. M. Ware, K. Rajamani, M. Floyd, B. Brock, J. Rubio, F. Rawson, and J. Carter, "Architecting for power management: The IBMR POWER7 approach," in HPCA, 2010, pp. 1-11.
5. http://www.postgresql.org/, "PostgreSQL."
6. http://osdldbt.sourceforge.net/, "Open Source Database Labs."
7. M. Bi, R. Duan, and C. Gniady, "Delay-Hiding energy management mechanisms for DRAM," in International Symposium on High Performance Computer Architecture, 2010, pp. 1-10.
8. M. K. Qureshi, V. Srinivasan, and J. A. Rivers, "Scalable high performance main memory system using phase-change memory technology," in International Symposium on Computer Architecture, 2009, pp. 24-33.
9. S. Chahal and T. Glasgow, "Memory Sizing for Server Virtualization," in White Paper. Intel Corporation, 2007.
10. A. Dhodapkar and J. Smith, "Comparing program phase detection techniques," in IEEE/ACM International Symposium on Microarchitecture. IEEE Computer Society, 2003, pp. 217-227.
11. A. R. Lebeck, X. Fan, H. Zeng, and C. Ellis, "Power aware page allocation," ACM SIGOPS Operating Systems Review, vol. 34, no. 5, pp. 105-116, 2000. (Pubitemid 32470890)
12. H. Huang, P. Pillai, and K. Shin, "Design and Implementation of Poweraware Virtual Memory," in USENIX Annual Technical Conference, 2003, pp.5-16.
13. http://www.tpc.org, "Transaction Processing Council."