메뉴 건너뛰기




Volumn 110, Issue 4, 2011, Pages

Patterned electrode vertical field effect transistor: Theory and experiment

Author keywords

[No Author keywords available]

Indexed keywords

ANALYTICAL MODEL; BLOCK COPOLYMER LITHOGRAPHY; CURRENT MODULATION; DEVICE CHARACTERISTICS; DRAIN BIAS; ELECTRODE ARCHITECTURE; EXPERIMENTAL INVESTIGATIONS; ON/OFF CURRENT RATIO; PATTERNED ELECTRODE; SIMULATION RESULT; SPACE-CHARGE-LIMITED; UNDER GATE; VERTICAL CHANNELS;

EID: 80052409844     PISSN: 00218979     EISSN: None     Source Type: Journal    
DOI: 10.1063/1.3622291     Document Type: Article
Times cited : (67)

References (35)
  • 7
    • 34248339106 scopus 로고    scopus 로고
    • 10.1021/cr0501543
    • J. Zaumseil and H. Sirringhaus, Chem. Rev. 107 (4), 1296 (2007). 10.1021/cr0501543
    • (2007) Chem. Rev. , vol.107 , Issue.4 , pp. 1296
    • Zaumseil, J.1    Sirringhaus, H.2
  • 8
    • 19144368309 scopus 로고    scopus 로고
    • 10.1063/1.1821629
    • L. P. Ma and Y. Yang, Appl. Phys. Lett. 85 (21), 5084 (2004). 10.1063/1.1821629
    • (2004) Appl. Phys. Lett. , vol.85 , Issue.21 , pp. 5084
    • Ma, L.P.1    Yang, Y.2
  • 13
    • 80052418658 scopus 로고    scopus 로고
    • U.S. Patent application, 60/756, 997
    • N. Tessler, R. Shenhar, and O. Globerman, U.S. Patent application, 60/756, 997; (2007).
    • (2007)
    • Tessler, N.1    Shenhar, R.2    Globerman, O.3
  • 21


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.