A 90-nm CMOS threshold-compensated RF energy harvester

IEEE Journal of Solid-State Circuits

Volumn 46, Issue 9, 2011, Pages 1985-1997

  Papotto, Giuseppe ^a   Carrara, Francesco ^a   Palmisano, Giuseppe ^a  

^a UNIVERSITY OF CATANIA   (Italy)

Author keywords

90 nm CMOS; dead zone; multi stage rectifier; radio frequency identification (RFID); RF energy harvesting; RF powered sensor network; threshold compensation

Indexed keywords

90-NM CMOS; DEAD ZONES; MULTI-STAGE; RADIO FREQUENCIES; RF ENERGY HARVESTING; RF-POWERED SENSOR NETWORK; THRESHOLD COMPENSATION;

CMOS INTEGRATED CIRCUITS; COMPUTER AIDED DESIGN; CONVERSION EFFICIENCY; DC POWER TRANSMISSION; ELECTRIC RECTIFIERS; HARVESTERS; RADIO FREQUENCY IDENTIFICATION (RFID); SENSOR NETWORKS; SENSORS;

ENERGY HARVESTING;

EID: 80052071594     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2011.2157010     Document Type: Article

References (27)

1. Federal Communications Commission (FCC) Rules & Regulations in US Code of Federal Regulations, Title 47, Chapter 1. [Online]. Available: http://wireless.fcc.gov/index.htm
2. U. Karthaus and M. Fischer, "Fully integrated passive UHF RFID transponder IC with 16.7-minimum RF input power", IEEE J. Solid-State Circuits, vol. 38, no. 10, pp. 1602-1608, Oct. 2003.
3. T. Umeda, H. Yoshida, S. Sekine, Y. Fujita, T. Suzuki, and S. Otaka, "A 950-MHz rectifier circuit for sensor network tags with 10-m distance", IEEE J. Solid-State Circuits, vol. 41, no. 1, pp. 35-41, Jan. 2006. (Pubitemid 43145960)
4. F. Kocer and M. P. Flynn, "A new transponder architecture with on-chip ADC for long-range telemetry applications", IEEE J. Solid-State Circuits, vol. 41, no. 5, pp. 1142-1148, May 2006.
5. H. Nakamoto et al., "A passive UHF RF identification CMOS tag IC using ferroelectric RAM in 0.35-technology", IEEE J. Solid-State Circuits, vol. 42, no. 1, pp. 101-110, Jan. 2007.
6. J. Yi, W.-H. Ki, and C.-Y. Tsui, "Analysis and design strategy of UHF micro-power CMOS rectifiers for micro-sensor and RFID applications", IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 54, no. 1, pp. 153-166, Jan. 2007. (Pubitemid 46351027)
7. T. Le, K. Mayaram, and T. Fiez, "Efficient far-field radio frequency energy harvesting for passively powered sensor networks", IEEE J. Solid-State Circuits, vol. 43, no. 5, pp. 1287-1302, May 2008. (Pubitemid 351596358)
8. K. Kotani, A. Sasaki, and T. Ito, "High-efficiency differential-drive CMOS rectifier for UHF RFIDs", IEEE J. Solid-State Circuits, vol. 44, no. 11, pp. 3011-3018, Nov. 2009.
9. J. F. Dickson, "On-chip high-voltage generation in NMOS integrated circuits using an improved voltage multiplier technique", IEEE J. Solid-State Circuits, vol. SSC-11, no. 3, pp. 374-378, Jun. 1976.
10. K. Finkenzeller, RFID Handbook: Fundamentals and Applications in Contactless Smart Cards and Identification, 2nd ed. Chicester, Sussex, UK: Wiley, 2003.
11. Propagation Data and Prediction Methods for the Planning of Indoor Radiocommunication Systems and Radio Local Area Networks in the Frequency Range 900 MHz to 100 GHz, ITU Recommendation P.1238-6, Oct. 2009.
12. H. Lin, K.-H. Chang, and S.-C. Wong, "Novel high positive and negative pumping circuits for low supply voltage", in Proc. IEEE Int. Symp. Circuits Syst. (ISCAS), May 1999, vol. 1, pp. 238-241.
13. J. F. Dickson, "Voltage multiplier employing clock gated transistor chain", U. S. patent 4, 214, 174, Jul. 22, 1980.
14. J.-T. Wu and K.-L. Chang, "MOS charge pumps for low-voltage operation", IEEE J. Solid-State Circuits, vol. 33, no. 4, pp. 592-597, Apr. 1998. (Pubitemid 128566766)
15. F. Carrara, G. Papotto, and G. Palmisano, "Methodology and circuits for threshold compensation in voltage multipliers", IT patent appl. no. MI09A001646 filed, Sep. 9, 2009.
16. M.-D. Ker, S.-L. Chen, and C.-S. Tsai, "Design of charge pump circuit with consideration of gate-oxide reliability in low-voltage CMOS processes", IEEE J. Solid-State Circuits, vol. 41, no. 5, pp. 1100-1107, May 2006.
17. J. Shin, I.-Y. Chung, Y. J. Park, and H. S. Min, "A new charge pump without degradation in threshold voltage due to body effect", IEEE J. Solid-State Circuits, vol. 35, no. 8, pp. 1227-1230, Aug. 2000.
18. G. Gonzalez, Microwave Transistor Amplifiers: Analysis and Design, 2nd ed. Upper Saddle River, NJ: Prentice-Hall, 1996.
19. G. De Vita and G. Iannacccone, "Design criteria for the RF section of UHF and microwave passive RFID transponders", IEEE Trans. Microwave Theory Tech., vol. 53, no. 9, pp. 2978-2990, Sep. 2005. (Pubitemid 41633222)
20. J.-P. Curty, N. Joehl, F. Krummenacher, C. Dehollain, and M. J. Declercq, "A model for-power rectifier analysis and design", IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 52, no. 12, pp. 2771-2779, Dec. 2005. (Pubitemid 43000832)
21. R. E. Barnett, J. Liu, and S. Lazar, "A RF to DC voltage conversion model for multi-stage rectifiers in UHF RFID transponders", IEEE J. Solid-State Circuits, vol. 44, no. 2, pp. 354-370, Feb. 2009.
22. C. De Roover and M. S. J. Steyaert, "Energy supply and ULP detection circuits for an RFID localization system in 130 nm CMOS", IEEE J. Solid-State Circuits, vol. 45, no. 7, pp. 1273-1285, Jul. 2010.
23. S. Pellerano, J. Alvarado Jr., and Y. Palaskas, "A mm-wave powerharvesting RFID tag in 90 nm CMOS", IEEE J. Solid-State Circuits, vol. 45, no. 8, pp. 1627-1637, Aug. 2010.
24. A. Shameli, A. Safarian, A. Rofougaran, M. Rofougaran, and F. De Flaviis, "Power harvester design for passive UHF RFID tag using a voltage boosting technique", IEEE Trans. Microwave Theory Tech., vol. 55, no. 6, pp. 1089-1097, Jun. 2007.
25. M. Baghaei-Nejad, Z. Zou, H. Tenhunen, and L.-R. Zheng, "A novel passive tag with asymmetric wireless link for RFID and WSN applications", in Proc. IEEE Int. Symp. Circuits Syst. (ISCAS), May 2007, pp. 1593-1596. (Pubitemid 47448828)
26. E. Vittoz and J. Fellrath, "CMOS analog integrated circuits based on weak inversion operation", IEEE J. Solid-State Circuits, vol. SC-12, no. 3, pp. 224-231, Jun. 1977.
27. M. Baghaei-Nejad, D. S. Mendoza, Z. Zou, S. Radiom, G. Gielen, L. Zheng, and H. Tenhunen, "A remote-powered RFID tag with 10 Mb/s UWB uplink and 18.5 dBm sensitivity UHF downlink in 0.18 m CMOS", in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, Feb. 2009, pp. 198-199.