Frameworks for GPU Accelerators: A comprehensive evaluation using 2D/3D image registration

Proceedings of the 2011 IEEE 9th Symposium on Application Specific Processors, SASP 2011

Volumn , Issue , 2011, Pages 78-81

  Membarth, Richard ^a   Hannig, Frank ^a   Teich, Jurgen ^a   Korner, Mario ^b   Eckert, Wieland ^b  

^a UNIVERSITY OF ERLANGEN NUREMBERG   (Germany)

^b SIEMENS AG   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

COMPREHENSIVE EVALUATION; GENERAL PURPOSE; GRAPHICS HARDWARE; GRAPHICS PROGRAMMING; MANY-CORE ARCHITECTURE; PARALLELIZATIONS; PROCESSING POWER; REAL-WORLD APPLICATION; RESEARCH AND DEVELOPMENT;

COMPUTER ARCHITECTURE; COMPUTER GRAPHICS EQUIPMENT; IMAGE REGISTRATION;

MEDICAL IMAGING;

EID: 79961203477     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/SASP.2011.5941083     Document Type: Conference Paper

References (10)

1. S. Manavski and G. Valle, "CUDA Compatible GPU Cards as Efficient Hardware Accelerators for Smith-Waterman Sequence Alignment," BMC Bioinformatics, vol. 9, no. Suppl 2, p. S10, 2008.
2. T. Preis, P. Virnau, W. Paul, and J. Schneider, "GPU Accelerated Monte Carlo Simulation of the 2D and 3D Ising Model," Journal of Computational Physics, vol. 228, no. 12, pp. 4468-4477, 2009.
3. F. Xu and K. Mueller, "Real-Time 3D Computed Tomographic Reconstruction using Commodity Graphics Hardware," Physics in Medicine and Biology, vol. 52, pp. 3405-3419, 2007.
4. R. Membarth, F. Hannig, J. Teich, M. Körner, and W. Eckert, "Frameworks for Multi-core Architectures: A Comprehensive Evaluation using 2D/3D Image Registration," in Proceedings of the 24th International Conference on Architecture of Computing Systems (ARCS), Lake Como, Italy, Feb. 2011, pp. 62-73.
5. A. Kubias, F. Deinzer, T. Feldmann, S. Paulus, D. Paulus, B. Schreiber, and T. Brunner, "2D/3D Image Registration on the GPU," International Journal of Pattern Recognition and Image Analysis, vol. 18, no. 3, pp. 381-389, 2008.
6. RapidMind, RapidMind Development Platform Documentation, RapidMind Inc., June 2009.
7. M. McCool and S. Du Toit, Metaprogramming GPUs with Sh. AK Peters, Ltd., 2004.
8. M. Wolfe, "Implementing the PGI Accelerator Model," in Proceedings of the 3rd Workshop on General-Purpose Computation on Graphics Processing Units. ACM, 2010, pp. 43-50.
9. R. Dolbeau, S. Bihan, and F. Bodin, "HMPP: A Hybrid Multi-core Parallel Programming Environment," in First Workshop on General Purpose Processing on Graphics Processing Units, 2007.
10. E. Lindholm, J. Nickolls, S. Oberman, and J. Montrym, "NVIDIA Tesla: A Unified Graphics and Computing Architecture," IEEE Micro, vol. 28, no. 2, pp. 39-55, 2008.