An overview of an original WIP management framework at a high volume / high mix facility

IFAC Proceedings Volumes (IFAC-PapersOnline)

Volumn 12, Issue PART 1, 2006, Pages

  Vialletelle, Philippe ^a   France, Gilles ^a  

^a STMICROELECTRONICS   (France)

Author keywords

Dispatching; Semiconductor manufacturing; WIP management

Indexed keywords

SEMICONDUCTOR DEVICE MANUFACTURE;

DISPATCHING; GLOBAL MANAGEMENT; HIGH VOLUMES; KEY FEATURE; SEMICONDUCTOR MANUFACTURING; WIP MANAGEMENTS;

DECISION SUPPORT SYSTEMS;

EID: 79961182663     PISSN: 14746670     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.3182/20060517-3-fr-2903.00055     Document Type: Conference Paper

References (5)

1. Dabbas, R.M. and J.W. Fowler (2003). A new scheduling approach using combined dispatching criteria in wafer fabs. IEEE Transactions on semiconductor manufacturing, Vol 16, No. 3, pp. 501-510.
2. Hung, Y.F. and I.R. Chen (1998). A simulation study of dispatch rules for reducing flow times in semiconductor wafer fabrication. Production Planning and Control. Vol 9, No. 7, pp. 714-722.
3. Qu, P. and S. J. Mason (2005). Metaheuristic scheduling of 300-mm lots containing multiple orders. IEEE Transactions on Semiconductor Manufacturing. Vol 18, No.4, pp.633-643.
4. Toba, H., H. Izumi, H. Hatada and T. Chikushima (2005). Dynamic load balancing among multiple fabrication lines through estimation of minimum inter-operation time. IEEE Transactions on semiconductor manufacturing. Vol 18, No. 1, pp. 202-213.
5. Wein, L.M., (1988). Scheduling wafer fabrication. IEEE Transactions on semiconductor manufacturing. Vol 1, No. 3, pp. 115-130.