Verification and validation of safety applications based on PLCopen safety function blocks

Control Engineering Practice

Volumn 19, Issue 9, 2011, Pages 929-946

  Soliman, Doaa ^a   Frey, Georg ^a  

^a SAARLAND UNIVERSITY   (Germany)

Author keywords

IEC 61508; IEC61131 3; Model checking; Safety function block; Timed automata; Verification and validation

Indexed keywords

IEC 61508; IEC61131-3; SAFETY FUNCTION BLOCK; TIMED AUTOMATA; VERIFICATION AND VALIDATION;

AUTOMATA THEORY; CONTROLLERS; PROGRAMMABLE LOGIC CONTROLLERS; SPECIFICATIONS;

MODEL CHECKING;

EID: 79960893274     PISSN: 09670661     EISSN: None     Source Type: Journal    
DOI: 10.1016/j.conengprac.2011.01.001     Document Type: Article

References (21)

1. Alur, R., & Dill, D. (1991). A theory of timed automata. In Proceedings of the REX workshop "Realtime theory in practice".
2. Alur R., Dill D. Automata for modelling real-time systems. Theoritical Computer Science 1994, 126(2):183-236.
3. Alur, R. (1999). Timed automata. In Proceedings of the 11th International conference on computer-aided verification, LNCS 1633 (pp. 8-22), Springer-Verlag.
4. Bani Younis, M., & Frey, G. (2003). Formalisation of existing PLC programs: a survey. In Proceedings of CESA, Lille, France.
5. Behrmann, G., David, A., & Larsen, G. (2004). A tutorial on UPPAAL, UPPAAL web site, Documentation, Tutorials.
6. Bell, R. (2005). Introduction to IEC 61508. In ACS workshop on tools and standards Sydeny. Conference in research and practice in information technology, UK Crown, Vol. 55.
7. Bérard B., Bidoit M., Finkel A., Laroussinie A., Petit A., Petrucci L., et al. Systems and software verification, model-checking techniques and tools 2001, Springer, Germany.
8. Biallas, S., Frey, G., Kowalewski, S., Soliman, D., & Schlich, B. (2010). Formale Verifikation von Sicherheits-Funktionsbausteinen der PLCopen auf Modell- und Code-Ebene. In Proceedings of the 11th Fachtagung Entwurf komplexer Automatisierungssysteme (EKA 2010), Magdeburg, May 2010.
9. Bortnik E.M., Fronczak J.M., Rooda J.E. Translating X models to UPPAAL timed automata. SE Report 2007, Eindhoven University of Technology, The Netherlands.
10. Clarke E., Emerson E., Sistla A. Automatic verification of finite-state concurrent systems using temporal logic specifications. ACM Transactions on Programming Languages and Systems 1986, 8(2):244-263.
11. Emerson, E., & Clarke, E. (1980). Characterizing correctness properties of parallel programs using fixpoints. In Proceedings of the seventh international colloquium on automata, languages and programming (pp. 169-181). New York: Springer Verlag.
12. Frey, G. (2000). Automatic implementation of petri net based control algorithms on PLC. In Proceedings of the American control conference ACC 2000 (pp. 2819-2823), Chicago (IL).
13. Thomas A. Henzinger (1992). Symbolic model checking for real-time systems. In Proceedings of the seventh annual IEEE symposium on logic in computer Science (LICS) (pp. 394-406), USA.
14. John, K. & Tiegelkamp, M. (2001). IEC 61131-3: Programming Industrial Automation System: Concepts and Programming Languages, Requirements for Programming Systems, Aids to Decision-Making Tools.
15. Katoen, J. (1999). Concepts, algorithms, and tools for model checking. Lecture Notes in Mechanised Validation of Parallel Systems, Nurnberg, Germany.
16. Larsen K., Pettersson P., Yi W. UPPAAL in a nutshell. International Journal of Software Tools for Technology Transfer 1997, 1:134-153.
17. PLCopen Part 1: Concepts and Function Blocks. TC5, Safety Software Technical Specification, Version1.0 2006, PLCopen, Germany.
18. PLCopen Part 2: User Examples. TC5, Safety Software Technical Specification, Version1.0 2008, PLCopen, Germany.
19. Soliman, D., & Frey, G. (2009). Verification and validation of safety applications based on PLCopen safety function blocks using timed automata in UPPAAL. In Proceedings of the second IFAC workshop on dependable control of discrete systems (DCDS) (pp. 39-44), Bari, Italy.
20. Song, M., Koo, S., & Seong, P. (2004). Development of a verification method for timed function blocks using ESDT and SMV. In Proceedings of the IEEE international symposium HASE'04.
21. Völker N., Krämer B. Automated verification of function block-based industrial control systems. Science of Computer 2001, 42:101-113.