Exploiting graphics processors for high-performance IP lookup in software routers

Proceedings - IEEE INFOCOM

Volumn , Issue , 2011, Pages 301-305

  Zhao, Jin ^a   Zhang, Xinya ^a   Wang, Xin ^a   Deng, Yangdong ^b   Fu, Xiaoming ^c  

^a FUDAN UNIVERSITY   (China)

^b TSINGHUA UNIVERSITY   (China)

^c UNIVERSITY OF GÖTTINGEN   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER GRAPHICS EQUIPMENT; COST EFFECTIVENESS; COSTS; GRAPHICS PROCESSING UNIT; HARDWARE; INTEGRATED CIRCUIT DESIGN; PARALLEL PROCESSING SYSTEMS; PROGRAM PROCESSORS; ROUTERS;

COST EFFECTIVE; GRAPHICS PROCESSOR; GRAPHICS PROCESSOR UNITS; GROWING DEMAND; HARDWARE PARALLELISMS; IP ADDRESS LOOKUP; SOFTWARE ROUTERS; SPECIALIZED HARDWARE;

INTERNET PROTOCOLS;

EID: 79960872514     PISSN: 0743166X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/INFCOM.2011.5935144     Document Type: Conference Paper

References (13)

1. Y. Rekhter and T. Li, "An architecture for ip address allocation with cidr," RFC 1518.
2. "Bgp routing table analysis report," 2010, http://bgp.potaroo. net/.
3. P. Gupta, S. Lin, and N. McKeown, "Routing lookups in hardware at memory access speeds," in Proc. IEEE INFOCOM '98, Apr 1998, pp. 1240-1247.
4. M. Dobrescu, N. Egi, K. Argyraki, B. gon Chun, K. Fall, G. Iannaccone, A. Knies, M. Manesh, and S. Ratnasamy, "Routebricks: Exploiting parallelism to scale software routers," in ACM Symposium on Operating Systems Principles (SOSP '09), Oct. 2009, pp. 15-28.
5. K. Argyraki, S. A. Baset, B.-G. Chun, K. Fall, G. Iannaccone, A. Knies, E. Kohler, M. Manesh, S. Nedveschi, and S. Ratnasamy, "Can software routers scale?" in PRESTO 2008, Aug. 2008.
6. M. A. Ruiz-Sanchez, E. W. Biersack, and W. Dabbous, "Survey and taxonomy of ip address lookup algorithms," IEEE Network, vol. 15, pp. 8-23, 2001.
7. M. Degermark, A. Brodnik, S. Carlsson, and S. Pink, "Small forwarding tables for fast routing lookups," in Proc. ACM SIGCOMM '97, Sep. 1997, pp. 3-14.
8. W. Eatherton, Z. Dittia, Z. Dittia, and G. Varghese, "Tree bitmap : Hardware/software ip lookups with incremental updates," ACM SIGCOMM Computer Communication Review, vol. 34, pp. 97-122, 2004.
9. NVIDIA, "Compute unified device architecture," http://www.nvidia.com/.
10. S. Mu, X. Zhang, N. Zhang, J. Lu, Y. S. Deng, and S. Zhang, "Ip routing processing with graphic processors," in Design, Automation, and Test in Europe conference (DATE) '10, Mar 2010.
11. S. Han, K. Jang, K. Park, and S. Moon, "Packetshader: a gpu-accelerated software router," in ACM SIGCOMM 2010, Aug. 2010.
12. FUNET, http://www.nada.kth.se/snilsson/.
13. RIS, "Routing information service," http://data.ris.ripe.net/.