An efficient mixed-signal 2.4-GHz polar power amplifier in 65-nm CMOS technology

IEEE Journal of Solid-State Circuits

Volumn 46, Issue 8, 2011, Pages 1796-1809

  Chowdhury, Debopriyo ^a   Ye, Lu ^a   Alon, Elad ^a   Niknejad, Ali M ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

Digital filters; mixed analog digital integrated circuits; OFDM; power amplifiers; predistortion; switching circuits; transformers

Indexed keywords

802.11G; CLASS-D; CMOS TECHNOLOGY; DIGITAL DRIVERS; DIGITAL FILTERING; DISTRIBUTION NETWORK; FULLY INTEGRATED; LOW POWER; MIXED ANALOG-DIGITAL INTEGRATED CIRCUITS; MIXED SIGNAL; PEAK OUTPUT POWER; POLAR TRANSMITTER; PRE-DISTORTION; SPECTRAL IMAGES;

CHOPPERS (CIRCUITS); CMOS INTEGRATED CIRCUITS; DIGITAL FILTERS; ELECTRIC SWITCHGEAR; INTEGRATION; POWER AMPLIFIERS; TRANSMITTERS;

DIGITAL INTEGRATED CIRCUITS;

EID: 79960843619     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2011.2155790     Document Type: Conference Paper

References (21)

1. A. Kavousian et al., "A digitally modulated polar CMOS power amplifier with a 20-MHz channel bandwidth," IEEE J. Solid State Circuits, vol. 43, no. 10, pp. 2251-2258, Oct. 2008.
2. R. B. Staszewski et al., "All-digital PLL GSM and edge transmitter in 90 nm CMOS," in Proc. IEEE ISSCC, Feb. 2005, pp. 316-137.
3. P. T. M. van Zeijl et al., "A digital envelope modulator for a WLAN OFDM polar transmitter in 90 nm CMOS," IEEE J. Solid State Circuits, vol. 42, no. 10, pp. 2204-2211, Oct. 2007. (Pubitemid 47483003)
4. M. Collados et al., "High-power digital envelope modulator for a polar transmitter in 65 nm CMOS," in Proc. IEEE CICC, Sep. 2008, pp. 733-736.
5. C. D. Presti et al., "A high resolution 24-dBm digitally-controlled CMOS PA for multi-standard RF polar transmitters," in Proc. IEEE ESSCIRC, Sep. 2008, pp. 482-485.
6. X. He et al., "A 1.2 V, 17 dBm digital polar CMOS PA with transformer- based power interpolating," in Proc. IEEE ESSCIRC, Sep. 2008, pp. 486-489.
7. D. Chowdhury et al., "A 2.4 GHz mixed-signal polar power amplifier with low-power integrated filtering in 65 nm CMOS," in Proc. IEEE CICC, Sep. 2010.
8. P. Reynaert and M. Steyaert, RF Power Amplifiers for Mobile Communications. Dordrecht, The Netherlands: Springer, 2006.
9. N. O. Sokal and A. D. Sokal, "Class E-A new class of high-efficiency tuned single-ended switching power amplifiers," IEEE J. Solid-State Circuits, vol. SSC-10, no. 3, pp. 168-176, Jun. 1975.
10. H. Kobayashi et al., "Current-mode class-D power amplifiers for highefficiency RF applications," IEEE Trans. Microw. Theory Tech., vol. 49, no. 12, pp. 2480-2485, Dec. 2001. (Pubitemid 34055416)
11. T. P. Hung et al., "Design of high-efficiency current-mode class-D amplifiers for wireless handsets," IEEE Trans. Microw. Theory Tech., vol. 53, no. 1, pp. 144-151, Jan. 2005.
12. I. Aoki et al., "Distributed active transformer-a new power-combining and impedance-transformation technique," IEEE Trans. Microw. Theory Tech., vol. 50, no. 1, pp. 316-331, Jan. 2002.
13. P. Haldi et al., "A 5.8 GHz 1 V linear power amplifier using a novel on-chip transformer power combiner in standard 90 nm CMOS," IEEE J. Solid-State Circuits, vol. 43, no. 5, pp. 1054-1063, May 2008.
14. O. Degani et al., "A 90 nm CMOS power amplifier for 802.16e (WiMAX) applications," in Proc. IEEE RFIC, Jun. 2009, pp. 373-376.
15. Y. C. Lim et al., "Signed power-of-two term allocation scheme for the design of digital filters," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 46, no. 5, pp. 577-584, May 1999.
16. [Online]. Available: http://casper.berkeley.edu/wiki/ROACH
17. A. Afsahi et al., "Fully integrated dual-band power amplifiers with on-chip Baluns in 65 nm CMOS for an 802.11n MIMO WLAN SoC," in Proc. IEEE RFIC, Jun. 2009, pp. 365-368.
18. D. Chowdhury et al., "A fully integrated dual-mode highly linear 2.4 GHz CMOS power amplifier for 4G WiMAX applications," IEEE J. Solid-State Circuits, vol. 44, no. 12, pp. 3393-3402, Dec. 2009.
19. Z. Boos et al., "A fully digital multimode polar transmitter employing 17b RF DAC in 3G mode," in Proc. IEEE ISSCC, Feb. 2011, pp. 376-378.
20. A. Behzad et al., "A 5 GHz direct-conversion CMOS transceiver utilizing automatic frequency control for the IEEE 802.11a WLAN standard," IEEE J. Solid-State Circuits, vol. 38, no. 12, pp. 2209-2220, Dec. 2003.
21. M. Terrovitis et al., "A 1x1 802.11n WLAN SoC with fully integrated RF front end utlizing PA linearization," in Proc. IEEE ESSCIRC, Sep. 2009, pp. 224-227