Fully-integrated on-chip DC-DC converter with a 450X output range

IEEE Journal of Solid-State Circuits

Volumn 46, Issue 8, 2011, Pages 1940-1951

  Kudva, Sudhir S ^a   Harjani, Ramesh ^a  

^a UNIVERSITY OF MINNESOTA   (United States)

Author keywords

Dynamic voltage scaling; frequency scaling; fully integrated DC DC converter; switch scaling; wide output power range

Indexed keywords

DYNAMIC VOLTAGE SCALING; FREQUENCY SCALING; FULLY-INTEGRATED DC-DC CONVERTER; OUTPUT POWER; SWITCH SCALING;

CMOS INTEGRATED CIRCUITS; EFFICIENCY; HVDC POWER TRANSMISSION; INTEGRATION; VOLTAGE STABILIZING CIRCUITS;

DC-DC CONVERTERS;

EID: 79960842478     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2011.2157253     Document Type: Conference Paper

References (20)

1. International Technology Roadmap for Semiconductors - System Drivers 2009.
2. T. D. Burd, T. A. Pering, A. J. Stratakos, and R. W. Brodersen, "A dynamic voltage scaled microprocessor system," IEEE J. Solid-State Circuits, vol. 35, no. 11, pp. 342-351, Nov. 2000.
3. J.M. Rabaey, A. Chandrakasan, and B. Nikolic, Digital Integrated Circuits. New Delhi, India: Prentice Hall of India Pvt. Ltd., 2003.
4. T. Hattori, T. lrita, M. Ito, E. Yamamoto, H. Kato, G. Sado, Y. Yamada, K. Nishiyama, H. Yagi, T. Koike, Y. Tsuchihashi, M. Higashida, H. Asano, I. Hayashibara, K. Tatezawa, Y. Shimazaki, N. Morino, K. Hirose, S. Tamaki, S. Yoshioka, R. Tsuchihashi, N. Arai, T. Akiyama, and K. Ohno, "A power management scheme controlling 20 power domains for a single-chip mobile processor," in IEEE ISSCC Dig. Tech. Papers, 2006, pp. 2210-2219.
5. C. Isci, A. Buyuktosunoglu, C.-Y. Cher, P. Bose, and M. Martonosi, "An analysis of efficientmulti-core global powermanagement policies: Maximizing performance for a given power budget," in 39th Annu. IEEE/ACM Int. Symp. Microarchitecture, 2006, pp. 347-358. (Pubitemid 351337009)
6. R. Islam, A. Sabbavarapu, and R. Patel, "Power reduction schemes in next generation Intel® ATOM™ processor based SOC for handheld applications," in IEEE Symp. VLSI Circuits, 2010, pp. 173-174.
7. J. Wibben and R. Harjani, "A high efficiency DC-DC converter using 2 nHintegrated inductors," IEEE J. Solid-State Circuits, vol. 43, no. 8, pp. 844-854, Aug. 2008.
8. H. Kaul, M. Anders, S. Mathew, S. Hsu, R. Krishnamurthy, and S. Borkar, "A 320 mV 56 W 411GOPS/Watt ultra-low voltage motion estimation accelerator in 65nm CMOS," in IEEE ISSCC Dig. Tech. Papers , 2008, pp. 316-317,616.
9. B. Calhoun and A. P. Chandrakasan, "Ultra-dynamic voltage scaling (UDVS) using sub-threshold operation and local voltage dithering," IEEE J. Solid-State Circuits, vol. 41, no. 1, pp. 238-245, Jan. 2006. (Pubitemid 43145981)
10. Y. Pu, J. Pineda de Gyvez, H. Corporaal, and Y. Ha, "An ultra-lowenergy multi-standard JPEG co-processor in 65 nm CMOS with sub/ near threshold supply voltage," IEEE J. Solid-State Circuits, vol. 45, no. 3, pp. 668-680, Mar. 2010.
11. I. J. Chang, J.-J. Kim, S. P. Park, and K. Roy, "A 32 kb 10 T sub-threshold SRAM array with bit-interleaving and differential read scheme in 90 nm CMOS," IEEE J. Solid-State Circuits, vol. 44, no. 2, pp. 650-658, Feb. 2009.
12. R. Balczewski and R. Harjani, "Capacitive voltage multipliers: A high efficiency method to generate multiple on-chip supply voltages," in Proc. IEEE Int. Symp. Circuits and Systems (ISCAS), 2001, pp. 508-511. (Pubitemid 32470110)
13. R. Erickson and D. Maksimovic, Fundementals of Power Electronics. Berlin, Germany: Springer, 2001.
14. S. Musunuri and P. L. Chapman, "Optimization of CMOS transistors for low power DC-DC converters," in Proc. IEEE 36th Power Electronics Specialists Conf., 2005, pp. 2151-2157. (Pubitemid 46379475)
15. D. Ma, W.-H. Ki, and C.-Y. Tsui, "An integrated one-cycle control buck converter with adaptive output and dual loops for output error correction," IEEE J. Solid-State Circuits, vol. 39, no. 1, pp. 140-149, Jan. 2004.
16. J. Xiao, A. V. Peterchev, J. Zhang, and S. R. Sanders, "A 4 A quiescent- current dual-mode digitally controlled buck converter IC for cellular phone applications," IEEE J. Solid-State Circuits, vol. 39, no. 12, pp. 2342-2348, Dec. 2004.
17. A. Naveh, E. Rotem, A. Mendelson, S. Gochman, R. Chabukswar, K. Krishnan, andA.Kumar, "Power and thermalmanagement in the Intel® Core™Duo processor," Intel Technol. J., pp. 110-122,May 2006.
18. MOSIS Wafer Acceptance Tests [Online]. Available: http:// www.mosis.com/cgi-bin/cgiwrap/umosis/swp/params/ibm-013/ v02b-8rf-8lm-dm-params. txt
19. S. Abedinpour, B. Bakkaloglu, and S. Kiaei, "A multistage interleaved synchronous buck converter with integrated output filter in 0.18 m SiGe process," IEEE Trans. Power Electron., pp. 2164-2175, Nov. 2007. (Pubitemid 350154050)
20. S. Bandyopadhyay, Y. Ramadass, and A. P. Chandrakasan, "20 A to 100 mA DC-DC converter with 2.8 V to 4.2 V battery supply for portable applications in 45 nm cmos," in IEEE ISSCC Dig. Tech. Papers, 2011, pp. 386-387.