Efficient Remote Profiling for Resource-Constrained Devices

ACM Transactions on Architecture and Code Optimization

Volumn 3, Issue 1, 2006, Pages 35-66

  Nagpurkar, Priya ^a   Mousa, Hussam ^a   Krintz, Chandra ^a   Sherwood, Timothy ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

Performance; Phased behavior; Profiling; Resource constrained devices; Sampling

Indexed keywords

EID: 79960809113     PISSN: 15443566     EISSN: 15443973     Source Type: Journal    
DOI: 10.1145/1132462.1132465     Document Type: Article

References (17)

1. Briggs, P., Cooper, K., and Torczon, L. 1994. Improvements to graph coloring register allocation.
2. ACM Transactions on Programming Languages and Systems 16, 3, 428-525.
3. Chaitin, G. 1982. Register allocation and spilling via graph coloring. In Proceedings of the SIG-PLAN'82 Symposium on Compiler Construction. 201-207.
4. Chow, F. 1988. Minimizing register usage penalty at procedure calls. In Proceedings of the SIG-PLAN'88 Conference on Programming Language Design and Implementation. 85-94.
5. Chow, F. and Hennessy, J. 1984. Register allocation by priority-based coloring. In Proceedings of the SIGPLAN'84 Symposium on Compiler Construction. 222-232.
6. Douillet, A., Amaral, J., and Gao, G. 2002. Fine-grained stacked register allocation for the itanium architecture. In 15th Workshop on Languages and Compilers for Parallel Computing.
7. Hoflehner, G., Kirkegaard, K., Skinner, R., Lavery, D., and Lee, Y. 2004. Compiler optimizations for transaction processing workloads on itanium linux systems. In Proceedings of the 37th International Symposium on Microarchitecture. 294-303.
8. Intel Corporation 2002. Intel Itanium Architecture Software Developer's Manual. Intel Corporation, santa Clara, CA.
9. Intel Corporation and Chinese Academy of sciences 2002. Open Research Compiler for Itanium Processor Family (ORC version 2. 1). Intel Corporation and Chinese Academy of Sciences, http://ipf-orc. sourceforge. net.
10. Kurlander, S. and Fisher, C. 1996. Minimum cost interprocedural register allocation. In Proceedings of the 23rd SIGPLAN-SIGACT Symposium on Principles of Programming Language. 230-241.
11. Lueh, G. and Gross, T. 1997. Call-cost directed register allocation. In Proceedings of the SIG-PLAN'97 Conference on Programming Language Design and Implementation. 296-307.
12. Settle, A., Connors, D., Hoflehner, G., and Lavery, D. 2003. Optimization for the intel itanium architecture register stack. In Proceedings of the International Symposium on Code Generation and Optimization. 115-124.
13. Steenkiste, P. and Henessy, J. 1989. A simple interprocedural register allocation algorithm and its effectiveness for list. ACM Transactions on Programming Languages and Systems, 11, 1, 1-30.
14. Wall, D. 1986. Global register allocation at link time. In Proceedings of the SIGPLAN'86 Symposium on Compiler Construction. 264-275.
15. Weaver, D. and Germond, T. 1994. The SPARC Architecture Manual. SPARC International Inc., Menlo Park, CA.
16. Weldon, R., Chang, S., Wang, H., Hoflehner, G., Wang, P., Lavery, D., and Shen, J. 2002. Quantitative evaluation of the register stack engine and optimization for future itanium processors. In Proceedings of the Sixth Workshop onInteraction between Compilers and Computer Architectures. Boston.
17. Yang, L., Chan, S., Gao, G., Ju, R., Lueh, G. and Zhang, Z. 2003. Inter-procedural stacked register allocation for itanium like architecture. In Proceedings of the 17th International Conference on Supercomputing. 215-225.