SCOPUS 정보 검색 플랫폼

Proceedings - IEEE International SOC Conference, SOCC 2010

Volumn , Issue , 2010, Pages 326-329

Energy efficient computation with self-adaptive single-ended body bias

(4) Jayapal, Senthilkumar a Stuijt, Jan a Huisken, Jos a Manoli, Yiannos b

a HOLST CENTRE (Netherlands)

b UNIVERSITY OF FREIBURG (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

BATTERY LIFE TIME; BODY BIAS; CIRCUIT OPTIMIZATION; COMPUTING APPLICATIONS; CRITICAL CHALLENGES; ENERGY EFFICIENT; IDLE MODE; LOW-POWER DESIGN; LOWER ENERGIES; PERFORMANCE TRADE-OFF; PRECHARGE-EVALUATE LOGIC; SELF-ADAPTIVE; SINGLE-ENDED;

COMPUTATIONAL EFFICIENCY; ELECTRIC NETWORK TOPOLOGY; ENERGY UTILIZATION; UBIQUITOUS COMPUTING;

LOGIC CIRCUITS;

EID: 79960726091 PISSN: None EISSN: None Source Type: Conference Proceeding
DOI: 10.1109/SOCC.2010.5784687 Document Type: Conference Paper

Times cited : (2)

References (7)

1
- 79960702478
- Low-voltage design for portable systems
- S. Borkar, "Low-Voltage Design for Portable Systems," IEEE International Solid-State Circuit Conference, Digest of Technical Papers, Volume 1, Issue, 2002, pp. 14-15.
- (2002) IEEE Ternational Solid-State Circuit Conference, Digest of Technical Papers , vol.1 , pp. 14-15
- Borkar, S.¹

2
- 2442647559
- Ultra-low voltage circuits and processor in 180nm to 90nm technologies with a swapped-body biasing technique
- 15-19 Feb.
- Narendra, Siva G. et. al., "Ultra-low voltage circuits and processor in 180nm to 90nm technologies with a swapped-body biasing technique", ISSCC, pp. 156-518 vol.1, 15-19 Feb. 2004.
- (2004) ISSCC , vol.1 , pp. 156-518
- Narendra Siva, G.¹

3
- 0034860181
- Low-power CMOS at Vdd=4kT/q
- Bryant, A.; Brown, J.; Cottrell, P.; Ketchen, M.; Ellis-Monaghan, J.; Nowak, E.J.; "Low-power CMOS at Vdd=4kT/q", Device Research Conference, 2001 25-27 June 2001 Page(s):22 - 23. (Pubitemid 32806954)
- (2001) Annual Device Research Conference Digest , pp. 22-23
- Bryant, A.¹ Brown, J.² Cottrell, P.³ Ketchen, M.⁴ Ellis-Monaghan, J.⁵ Nowak, E.J.⁶

4
- 11644253346
- A new CMOS structure for low temperature operation with forward substrate bias
- 2-4 June
- T.; Mogami, T.; Terada, K.; Yamamoto "A new CMOS structure for low temperature operation with forward substrate bias", VLSI Technology, 1992. Digest of Technical Papers. 1992 Symposium on 2-4 June 1992 Page(s):104 - 105.
- (1992) VLSI Technology, 1992. Digest of Technical Papers. 1992 Symposium on , pp. 104-105
- Mogami, T.¹ Terada, T.² Yamamoto, K.³

5
- 47349132033
- Precharge node based variable forward body bias for low-energy LSIs
- 10-13 Dec.
- S.Jayapal, Y.Manoli, "Precharge Node Based Variable Forward Body Bias for Low-Energy LSIs", Proceedings of IEEE International Conference on Electronics, Circuits and System, 10-13 Dec. 2006, pp. 1300-1303.
- (2006) Proceedings of IEEE International Conference on Electronics, Circuits and System , pp. 1300-1303
- Jayapal, S.¹ Manoli, Y.²

6
- 0033696540
- Skewed cmos: Noise-immune high-performance low-power static circuit family
- Sept
- A. Solomatnikov et al., "Skewed CMOS: Noise-Immune High-Performance Low-Power Static Circuit Family," International Conference on Computer Design, Sept 2000, pp. 241-246.
- (2000) Ternational Conference on Computer Design , pp. 241-246
- Solomatnikov, A.¹

7
- 79960716416
- A 4.5ns 96B CMOS adder design
- Naini, A., et. al., "A 4.5ns 96B CMOS Adder Design," IEEE CICC 1992, pp. 25.5.1-25.5.4.
- (1992) IEEE CICC , pp. 2551-2554
- Naini, A.¹

* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.