Application-aware LCA of semiconductors: Life-cycle energy of microprocessors from high-performance 32nm CPU to ultra-low-power 130nm MCU

Proceedings of the 2011 IEEE International Symposium on Sustainable Systems and Technology, ISSST 2011

Volumn , Issue , 2011, Pages

  Bol, David ^a   Boyd, Sarah ^b   Dornfeld, David ^b  

^a UNIVERSITÉ CATHOLIQUE DE LOUVAIN   (Belgium)

^b UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

BROAD APPLICATION; CMOS PROCESSING; COMPONENT DESCRIPTIONS; ECODESIGN; ELECTRONIC APPLICATION; ENERGY DEMANDS; ENERGY EVALUATION; ENVIRONMENTAL CONCERNS; EXPONENTIAL GROWTH; INTEGRATED CIRCUIT FABRICATION; LIFE CYCLE ANALYSIS; LOW POWER; SEMICONDUCTOR INDUSTRY; SET TOP BOX; SMART PHONES; ULTRA-LOW POWER; USE PHASE; WIRELESS SENSOR;

DYNAMIC RANDOM ACCESS STORAGE; ENERGY MANAGEMENT; FLASH MEMORY; LAPTOP COMPUTERS; MICROPROCESSOR CHIPS; PROGRAM PROCESSORS; SEMICONDUCTOR DEVICE MANUFACTURE; SEMICONDUCTOR GROWTH; SUSTAINABLE DEVELOPMENT;

LIFE CYCLE;

EID: 79960705343     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISSST.2011.5936883     Document Type: Conference Paper

References (32)

1. E. Williams et al.: "The 1.7 kilogram microchip: energy and material use in the production of semiconductor devices", in Environmental Science Technologies, vol. 36, pp. 5504-5510, 2002. (Pubitemid 35462599)
2. N. Krishnan et al.: "A hybrid life cycle inventory of nano-scale semiconductor manufacturing", in Environmental Science Technologies, vol. 42, pp. 3069-3075, 2008. (Pubitemid 351536956)
3. S. Boyd et al.: "Life-cycle energy demand and global warming potential of computational logic", in Environmental Science Technologies, vol. 43, pp. 7303-7309, 2009.
4. S. Boyd et al.: "Life-cycle assessment of computational logic produced from 1995 through 2010", in Environmental Research Lett., vol. 5, 8 p., 2010.
5. S. Boyd et al.: "Life-cycle assessment of semiconductors", Ph.D dissertation, University of California Berkeley, 135 p., 2009.
6. S. Boyd et al.: "Life-cycle assessment of NAND Flash", in IEEE Trans. Semiconductor Manufacturing, vol. 24, pp. 117-124, 2011.
7. N. Kurd et al.: "Westmere: a family of 32nm IA processors", in Proc. IEEE Int. Solid-State Circ. Conf., 2010, pp. 96-97.
8. J. Oliver et al.: "Life cycle aware computing: reusing silicon technology", in IEEE Computers, vol. 40, pp. 56-61, 2007.
9. G. Gerosa et al.: "A sub-2 W low power IA processor for mobile internet devices in 32 nm high-k metal gate CMOS", in IEEE J. Solid-State Circ., vol. 44, pp. 71-82, 2009.
10. G. Gammie et al.: "SmartReflex power and performance management technologies for 90nm, 65nm, and 45nm mobile application processors", in Proc. IEEE, vol. 98, pp. 144-159, 2010.
11. Y. Kikuchi et al.: "A 222mW H.264 full-HD decoding application processor with x512b stacked DRAM in 40nm", in Proc. IEEE Int. Solid- State Circ. Conf., 2010, pp. 326-327.
12. Texas Instruments: "MSP430F543xA, MSP430F541xA Mixed-signal microcontroller", datasheets, available at http://focus.ti.com/docs/prod/ folders/print/msp430f5418a.html, 2010.
13. NXP Semiconductors: "LPC110 Cortex-M0 based microcontrollers with industry-leading power and efficiency", product brief, available at http://ics.nxp.com/literature/leaflets/microcontrollers/pdf/lpc11c00.pdf 2010.
14. J. Kwong et al.: "A 65nm sub-Vt microcontroller with integrated SRAM and switched-capacitor DC-DC converter", in IEEE JSSC, vol. 44, pp. 115-126, 2009.
15. D. Bol et al.: "Interests and limitations of technology scaling for subthreshold logic", in IEEE Trans. VLSI Syst., vol. 17, pp. 1508-1519, 2009.
16. F. Boeuf et al.: "A conventional 45 nm CMOS node low-cost platform for general purpose and low power applications", in Proc. IEEE Int. Electron Device Meeting, 2004, pp. 425-428. (Pubitemid 40928318)
17. S. Ekbote et al.: "45nm low-power CMOS SoC technology with aggressive reduction of random variation for SRAM and analog transistors", in Proc. Symp. VLSI Tech., 2008, pp. 160-161.
18. R. Watanabe et al.: "A low power 40nm CMOS technology featuring extremely high density of logic (2100kGate/mm2) and SRAM (0.195μm2) for wide range of mobile applications with wireless system", in Proc. IEEE Int. Electron Device Meeting, 2008, pp. 1-4.
19. P. Packan et al.: "High performance 32nm logic technology featuring 2nd generation high-k + metal gate transistors", in Proc. IEEE Int. Electron Device Meeting, 2009, pp. 659-662.
20. K. Roy et al.: "Leakage current mechanisms and leakage reduction techniques in deep-submicrometer CMOS circuits", in Proc. IEEE, vol. 91, pp. 305-327, 2003. (Pubitemid 43779250)
21. I. Koren and Z. Koren: "Defect tolerance in VLSI circuits: techniques and yield analysis", in Proc. IEEE, vol. 86, pp. 1819-1836, 1998. (Pubitemid 128720281)
22. L. A .Barroso and U. Hölzle: "The case for energy-proportional computing", in IEEE Computers, vol. 40, pp. 30-37, 2007.
23. A. Chandrakasan et al.: "Low-power CMOS digital design", in IEEE J. Solid-State Circ., vol. 27, pp. 473-484, 1992.
24. M. Chang et al.: "Transistor- and circuit-design optimization for lowpower CMOS", in IEEE Trans. Electron Devices, vol. 55, pp. 84-95, 2008.
25. B. Nikolic: "Design in the power-limited scaling regime", in IEEE Trans. Electron Devices, vol. 55, pp. 71-83, 2008.
26. A. Mahesri and V. Vasdhan: "Power Consumption Breakdown on a Modern Laptop", in IEEE Computers, PACS 2004, LNCS 3471, pp. 165- 180, 2005. (Pubitemid 43901926)
27. S. Jarp et al.: "Evaluation of the Intel Westmere-EP server processor" and "Evaluation of the Intel Nehalem-EX server processor", white papers available at openlab-mu-internal.web.cern.ch, 2010.
28. D. Atlavila: "Intel Arrandale Core i5 and Core i3 mobile unveiled", available at hothardware.com/Reviews/Intel-Arrandale-Core-i5- and-Corei3- Mobile-Unveiled, 2010.
29. C. Angelini: "Intels mobile Core i5 and Core i3: Arrandale is for the rest of us", available at www.tomshardware.com/reviews/mobile-core-i5- arrandale,2522.html, 2010.
30. R. Islam et al.: "Power reduction schemes in next generation Intel ATOM processor based SoC for handheld applications", in Proc. Symp. VLSI Circ., 2010, pp. 173-174.
31. Y. Yuyama et al.: "A 45nm 37.3GOPS/W Heterogeneous Multi-Core SoC", in Proc. IEEE Int. Solid-State Circ. Conf., 2010, pp. 978-979.
32. L. Nazhadili et al.: "SenseBench: Toward an accurate evaluation of sensor network processors", in Proc. Workload Characterization Symposium, 2005.