LIME: A framework for debugging load imbalance in multi-threaded execution

Proceedings - International Conference on Software Engineering

Volumn , Issue , 2011, Pages 201-210

  Oh, Jungju ^a   Hughes, Christopher J ^b   Venkataramani, Guru ^c   Prvulovic, Milos ^a  

^a GEORGIA INSTITUTE OF TECHNOLOGY   (United States)

^b INTEL CORPORATION   (United States)

^c GEORGE WASHINGTON UNIVERSITY   (United States)

Author keywords

load imbalance; parallel section; performance debugging

Indexed keywords

CACHE MISS; CONTROL FLOWS; ITERATION COUNT; LOAD IMBALANCE; MULTI-CORE PROCESSOR; MULTITHREADED; PARALLEL BENCHMARKS; PARALLEL PROGRAM; PARALLEL SECTION; PERFORMANCE DEBUGGING; RELATIVE IMPORTANCE; SOURCE CODES; STATISTICAL TECHNIQUES;

BENCHMARKING; COMPUTER DEBUGGING; LIME; MULTICORE PROGRAMMING; PARALLEL ARCHITECTURES; SOFTWARE ENGINEERING;

PROGRAM DEBUGGING;

EID: 79959907335     PISSN: 02705257     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1985793.1985822     Document Type: Conference Paper

References (24)

1. M. Aguilera, J. Mogul, J. Wiener, P. Reynolds, and A. Muthitacharoen. Performance debugging for distributed systems of black boxes. In 9th Symp. on Operating Systems Principles (SOSP), 2003.
2. A. Bhattacharjee and M. Martonosi. Thread criticality predictors for dynamic performance, power, and resource management in chip multiprocessors. In 36th Int'l. Symp. on Computer Architecture (ISCA), 2009.
3. C. Bienia, S. Kumar, and K. Li. PARSEC vs. SPLASH-2: A quantitative comparison of two multithreaded benchmark suites on chip-multiprocessors. In 2008 Int'l. Symp. on Workload Characterization, 2008.
4. C. Bienia, S. Kumar, J. P. Singh, and K. Li. The PARSEC benchmark suite: Characterization and architectural implications. In 17th Int'l. Conf. on Parallel Architectures and Compilation Techniques (PACT), 2008.
5. Q. Cai, J. González, R. Rakvic, G. Magklis, P. Chaparro, and A. González. Meeting points: using thread criticality to adapt multicore hardware to parallel regions. In 17th Int'l Conf. on Parallel Arch. and Compilation Techniques (PACT), 2008.
6. M. Efroymson. Multiple regression analysis. In Mathematical Methods for Digital Computers, pages 191-203. Wiley, 1960.
7. G. H. Golub and C. F. Van Loan. Matrix computations. John Hopkins Univ. Press, 1996.
8. Intel Corp. Intel threading building blocks 3.0, 2010. http://www.intel.com/software/products/tbb/.
9. A. K. Jain and R. C. Dubes. Algorithms for clustering data. Prentice-Hall, Inc., 1988.
10. A. Jaleel, M. Mattina, and B. Jacob. Last level cache (LLC) performance of data mining workloads on a CMP - a case study of parallel bioinformatics workloads. In 12th Int'l. Symp. on High Performance Computer Architecture (HPCA), 2006.
11. A. Joshi, A. Phansalkar, L. Eeckhout, and L. K. John. Measuring benchmark similarity using inherent program characteristics. IEEE Trans. Comput., 55(6):769-782, 2006.
12. S. Kumar, C. J. Hughes, and A. Nguyen. Carbon: architectural support for fine-grained parallelism on chip multiprocessors. In 34th Int'l. Symp. on Computer Architecture (ISCA), 2007.
13. R. Larsen and M. Marx. An Introduction to Mathematical Statistics and Its Applications. Pearson, 2000.
14. J. Li, J. F. Martinez, and M. C. Huang. The thrifty barrier: Energy-aware synchronization in shared-memory multiprocessors. In 10th Int'l. Symp. on High Perf. Computer Architecture (HPCA), 2004.
15. R. G. Lomax. Statistical Concepts: A Second Course. Lawrence Erlbaum Associates, 2007.
16. C. Luk, R. Cohn, R. Muth, H. Patil, A. Klauser, G. Lowney, S. Wallace, V. Reddi, and K. Hazelwood. Pin: building customized program analysis tools with dynamic instrumentation. In SIGPLAN Conf. on Programming Language Design and Implementation (PLDI), 2005.
17. M. J. Norusis. PASW Statistics 18 Statistical Procedures Companion. Pearson, 2010.
18. OpenMP Architecture Review Board. Openmp application program interface. Technical report, 2010. http://openmp.org/wp/openmp-specifications/.
19. A. Phansalkar, A. Joshi, and L. K. John. Analysis of redundancy and application balance in the spec cpu2006 benchmark suite. In 34th Int'l. Symp. on Computer Architecture (ISCA), 2007.
20. J. Renau, B. Fraguela, J. Tuck, W. Liu, M. Prvulovic, L. Ceze, S. Sarangi, P. Sack, K. Strauss, and P. Montesinos. SESC simulator, January 2005. http://sesc.sourceforge.net.
21. C. Sanderson. Armadillo library, 2010. http://mloss.org/software/view/ 176/.
22. N. Tallent and J. Mellor-Crummey. Effective performance measurement and analysis of multithreaded applications. In 14th SIGPLAN Symp. on Principles and Practice of Parallel Programming (PPoPP), 2009.
23. N. Tallent, J. Mellor-Crummey, and A. Porterfield. Analyzing lock contention in multithreaded applications. In 15th SIGPLAN Symp. on Principles and Practice of Parallel Programming (PPoPP), 2010.
24. S. Woo, M. Ohara, E. Torrie, J. P. Singh, and A. Gupta. The SPLASH-2 programs: Characterization and methodological considerations. In 22nd Int'l Symp. on Computer Architecture, 1995.