Symbolic model checking of software product lines

Proceedings - International Conference on Software Engineering

Volumn , Issue , 2011, Pages 321-330

  Classen, Andreas ^a   Heymans, Patrick ^a   Schobbens, Pierre Yves ^a   Legay, Axel ^b,c  

^a UNIVERSITY OF NAMUR   (Belgium)

^b INRIA   (France)

^c UNIVERSITY OF LIÈGE   (Belgium)

Author keywords

features; software product lines; specification

Indexed keywords

COMPACT REPRESENTATION; COMPUTATION TREE LOGIC; EMPIRICAL EVALUATIONS; FEATURE-ORIENTED; FEATURES; INDIVIDUAL SYSTEMS; INDIVIDUAL VERIFICATION; MODEL CHECKING SOFTWARE; SOFTWARE PRODUCT LINE; SOFTWARE PRODUCT LINES; STANDARD ALGORITHMS; STATE EXPLOSION; STATE EXPLOSION PROBLEMS; STATE SPACE; SYMBOLIC MODEL CHECKERS; SYMBOLIC MODEL CHECKING; SYMBOLIC REPRESENTATION; SYSTEM STATE; TEMPORAL PROPERTY; TRANSITION SYSTEM;

ALGORITHMS; COMPUTATION THEORY; MATHEMATICAL MODELS; NETWORK ARCHITECTURE; SOFTWARE DESIGN;

MODEL CHECKING;

EID: 79959896647     PISSN: 02705257     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1985793.1985838     Document Type: Conference Paper

References (37)

1. http://www.info.fundp.ac.be/~acs/fts, 2010.
2. P. Asirelli, M. H. ter Beek, A. Fantechi, and S. Gnesi. A logical framework to deal with variability. In 8th IFM, number 6396 in LNCS, pages 43-58. Springer, 2010.
3. P. Asirelli, M. H. ter Beek, S. Gnesi, and A. Fantechi. A deontic logical framework for modelling product families. In VaMoS'10, pages 37-44, 2010.
4. C. Baier and J.-P. Katoen. Principles of Model Checking. MIT Press, 2007.
5. D. Batory, D. Benavides, and A. Ruiz-Cortes. Automated analysis of feature models: Challenges ahead. Comm. ACM, 49(12):45-47, 2006.
6. R. E. Bryant. Symbolic boolean manipulation with ordered binary-decision diagrams. ACM Comput. Surv., 24(3):293-318, 1992.
7. J. R. Burch, E. M. Clarke, K. L. McMillan, D. L. Dill, and L. J. Hwang. Symbolic model checking: 1020 states and beyond. Inf. Comp., 98(2):142-170, 1992.
8. M. Calder, M. Kolberg, E. H. Magill, and S. Reiff-Marganiec. Feature interaction: a critical review and considered forecast. Computer Networks, 41(1):115-141, 2003. (Pubitemid 35460343)
9. E. M. Clarke and E. A. Emerson. Design and synthesis of synchronization skeletons using branching-time temporal logic. In Logic of Programs, volume 131 of LNCS, pages 52-71. Springer, 1981.
10. A. Classen. CTL model checking for software product lines in NuSMV. Technical Report P-CS-TR SPLMC-00000002, University of Namur, 2010.
11. A. Classen. Modelling with FTS: a collection of illustrative examples. Technical Report P-CS-TR SPLMC-00000001, University of Namur, 2010.
12. A. Classen, P. Heymans, and P.-Y. Schobbens. What's in a feature: A requirements engineering perspective. In FASE'08, volume 4961 of LNCS, pages 16-30, 2008.
13. A. Classen, P. Heymans, P.-Y. Schobbens, A. Legay, and J.-F. Raskin. Model checking lots of systems: Efficient verification of temporal properties in software product lines. In ICSE 32, pages 335-344. IEEE, 2010.
14. A. Classen, P. Heymans, T. T. Tun, and B. Nuseibeh. Towards safer composition. In ICSE 31, Companion Volume, pages 227-230. IEEE, 2009.
15. P. C. Clements and L. Northrop. Software Product Lines: Practices and Patterns. Addison-Wesley, 2001.
16. K. Czarnecki and M. Antkiewicz. Mapping features to models: A template approach based on superimposed variants. In GPCE'05, pages 422-437, 2005.
17. C. Ebert and C. Jones. Embedded software: Facts, figures, and future. Computer, 42(4):42-52, 2009.
18. A. Fantechi and S. Gnesi. A behavioural model for product families. In ESEC-FSE'07, pages 521-524. ACM, 2007.
19. A. Fantechi and S. Gnesi. Formal modeling for product families engineering. In SPLC 2008, pages 193-202. IEEE CS, 2008.
20. D. Fischbein, S. Uchitel, and V. Braberman. A foundation for behavioural conformance in software product line architectures. In ROSATEA'06, ISSTA 2006 workshop, pages 39-48. ACM Press, 2006.
21. N. Francez and I. Forman. Superimposition for inter- acting processes. In Concur'90, pages 230-245, 1990.
22. A. Gruler, M. Leucker, and K. Scheidemann. Modeling and model checking software product lines. In IFIP WG 6.1 FMOODS '08, pages 113-131. Springer, 2008.
23. K. Kang, S. Cohen, J. Hess, W. Novak, and S. Peterson. Feature-oriented domain analysis (FODA) feasibility study. Technical Report CMU/SEI-90-TR-21, SEI, CMU, November 1990.
24. K. G. Larsen. Modal specifications. In Automatic Verification Methods for Finite State Systems, volume 407 of LNCS, pages 232-246. Springer, 1989.
25. K. G. Larsen, U. Nyman, and A. Wasowski. Modal I/O automata for interface and product line theories. In ESOP, pages 64-79, 2007.
26. K. Lauenroth, S. Töhning, and K. Pohl. Model checking of domain artifacts in product line engineering. In IEEE/ACM ASE, pages 269-280, 2009.
27. H. C. Li, S. Krishnamurthi, and K. Fisler. Verifying cross-cutting features as open systems. In SIGSOFT FSE, pages 89-98, 2002.
28. J. Liu, J. Dehlinger, and R. Lutz. Safety analysis of software product lines using state-based modeling. J. Syst. Softw., 80(11):1879-1892, 2007.
29. K. McMillan. Symbolic Model Checking. Kluwer, 1993.
30. B. Morin, O. Barais, G. Nain, and J.-M. Jézéquel. Taming dynamically adaptive systems using models and aspects. In ICSE 31, pages 122-132. IEEE, 2009.
31. C. H. Papadimitriou. Computational Complexity. Addison-Wesley, 1994.
32. M. Plath and M. Ryan. Feature integration using a feature construct. Sci. Comput. Program., 41(1):53-84, 2001.
33. A. Pnueli. The temporal logic of programs. In Proc. 18th FOCS, pages 46-57, 1977.
34. H. Post and C. Sinz. Configuration lifting: Verification meets software configuration. In ASE'08, pages 188-197. IEEE, 2008.
35. P.-Y. Schobbens, P. Heymans, J.-C. Trigaux, and Y. Bontemps. Feature Diagrams: A Survey and A Formal Semantics. In RE'06, pages 139-148, 2006.
36. T. T. Tun, Q. Boucher, A. Classen, A. Hubaux, and P. Heymans. Relating requirements and feature configurations: A systematic approach. In SPLC'09, pages 201-210. SEI, CMU, 2009.
37. T. Ziadi, L. Hélouët, and J.-M. Jézéquel. Towards a UML profile for software product lines. In Int. Workshop on Product Family Engineering (PPE), pages 129-139, 2003.