A two-stage fully differential inverter-based self-biased CMOS amplifier with high efficiency

IEEE Transactions on Circuits and Systems I: Regular Papers

Volumn 58, Issue 7, 2011, Pages 1591-1603

  Figueiredo, Michael ^a   Santos Tavares, Rui ^a   Santin, Edinei ^a   Ferreira, João ^a   Evans, Guiomar ^b   Goes, João ^a,c  

^a UNINOVA   (Portugal)

^b Centro de Fisica da Materia Condensada   (Portugal)

^c S3 Group   (Portugal)

Author keywords

Amplifier; CMOS analog integrated circuits; fully differential; inverter; operational transconductance amplifier; self biased

Indexed keywords

AMPLIFIERS (ELECTRONIC); ANALOG INTEGRATED CIRCUITS; CMOS INTEGRATED CIRCUITS; ELECTRIC INVERTERS; ENERGY EFFICIENCY; GENETIC ALGORITHMS; OPERATIONAL AMPLIFIERS; POWER AMPLIFIERS; TIME DOMAIN ANALYSIS;

CMOS ANALOG INTEGRATED CIRCUITS; FULLY DIFFERENTIAL; HIGH ENERGY EFFICIENCY; INVERTER; SELF-BIASED; SELF-BIASING TECHNIQUE; STANDARD CMOS TECHNOLOGY; TIME-DOMAIN OPTIMIZATION;

DIFFERENTIAL AMPLIFIERS;

EID: 79959785366     PISSN: 15498328     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCSI.2011.2150910     Document Type: Article

References (33)

1. L. G. A. Callewaert and W. M. C. Sansen, "Class AB CMOS amplifiers with high efficiency", IEEE J. Solid-State Circuits, vol. 25, pp. 684-691, Jun. 1990.
2. K. R. Laker and W. M. C. Sansen, Design of Analog Integrated Circuits and Systems. New York: McGraw-Hill, 1994.
3. W. Sansen and Z. Y. Chang, "Feedforward compensation techniques for high-frequency CMOS amplifiers& (Pubitemid 21738762)
4. R. G. H. Eschauzier, L. P. T. Kerklaan, and J. H. Huijsing, "A 100 MHz 100 dB operational amplifier with multipath nested Miller compensation structure", IEEE J. Solid-State Circuits, vol. 27, pp. 1709-1717, Dec. 1992.
5. K. N. Leung and P. K. T. Mok, "Analysis of multistage amplifier - frequency compensation", IEEE Trans. Circuits Syst. I, Fundam. Theory Appl., vol. 48, pp. 1041-1056, Sep. 2001. (Pubitemid 32981624)
6. A. D. Grasso, G. Palumbo, and S. Pennisi, "Advances in reversed nested Miller compensation", IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 54, pp. 1459-1470, Jul. 2007. (Pubitemid 47104012)
7. M. Bazes, "Two novel fully complementary self-biased CMOS differential amplifiers", IEEE J. Solid-State Circuits, vol. 26, pp. 165-168, Feb. 1991.
8. S. B. T. Wang, A. M. Niknejad, and R. W. Brodersen, "Design of a sub-mW 960-MHz UWB CMOS LNA", IEEE J. Solid-State Circuits, vol. 41, pp. 2449-2456, Nov. 2006. (Pubitemid 44711602)
9. C.-Y. Yang and S.-I. Liu, "A one-wire approach for skew-compensating clock distribution based on bidirectional techniques", IEEE J. Solid-State Circuits, vol. 36, pp. 266-272, Feb. 2001. (Pubitemid 32296953)
10. P. Mandal and V. Visvanathan, "A self-biased high performance folded cascode CMOS Op-amp", in Proc. 10th Int. Conf. VLSI Design, Jan. 4-7, 1997, pp. 429-434.
11. M. Figueiredo, E. Santin, J. Goes, R. Santos-Tavares, and G. Evans, "Two-stage fully-differential inverter-based self-biased CMOS amplifier with high efficiency", in Proc. IEEE Int. Symp. Circuits Syst., May 30-Jun. 2 2010, pp. 2828-2831.
12. J. Purcell and H. S. Abdel-Aty-Zohdy, "Compact high gain CMOS Op amp design using comparators", in Proc. 40th Midwest Symp. Circuits Syst., Aug. 3-6, 1997, vol. 2, pp. 1050-1052.
13. B. K. Ahuja, "An improved frequency compensation technique for CMOS operational amplifiers", IEEE J. Solid-State Circuits, vol. 18, pp. 629-633, Dec. 1983.
14. A. D. Grasso, G. Palumbo, and S. Pennisi, "Comparison of the frequency compensation techniques for CMOS two-stage Miller OTAs", IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 55, pp. 1099-1103, Nov. 2008.
15. O. Choksi and L. R. Carley, "Analysis of switched-capacitor commonmode feedback circuit", IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 50, pp. 906-917, Dec. 2003.
16. MATLAB, [Online]. Available: http://www.mathworks.com
17. F. Leyn, W. Daems, G. Gielen, and W. Sansen, "A behavioral signal path modeling methodology for qualitative insight in and efficient sizing of CMOS opamps", in CAD Dig. Tech. Papers, Nov. 1997, pp. 374-381.
18. A. Hajimiri, "Generalized time-and transfer-constant circuit analysis", IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 57, pp. 1105-1121, Jun. 2010.
19. R. Nguyen and B. Murmann, "The design of fast-settling three-stage amplifiers using the open-loop damping factor as a design parameter", IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 57, pp. 1244-1254, Jun. 2010.
20. R. Schreier, J. Silva, J. Steensgaard, and G. C. Temes, "Design-oriented estimation of thermal noise in switched-capacitor circuits", IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 52, pp. 2358-2368, Nov. 2005. (Pubitemid 41723950)
21. M. Manghisoni, L. Ratti, V. Re, V. Speziali, and G. Traversi, "Noise characterization of 130 nm and 90 nm CMOS technologies for analog front-end electronics", in IEEE Nucl. Sci. Symp. Conf. Rec, Oct. 29-Nov. 1 2006, vol. 1, pp. 214-218.
22. K. W. Chew, K. S. Yeo, and S.-F. Chu, "Effect of technology scaling on the 1/f noise of deep submicron PMOS transistors", Solid-State Electron., vol. 48, no. 7, pp. 1101-1109, 2004.
23. W. Sansen, Analog Design Essentials. Dordrecht, The Netherlands: Springer, 2006.
24. B. Razavi, Design of Analog CMOS Integrated Circuits. New York: McGraw-Hill, 2001.
25. R. S. Assaad and J. Silva-Martinez, "The recycling folded cascode: A general enhancement of the folded cascode amplifier", IEEE J. Solid-State Circuits, vol. 44, pp. 2535-2542, Sep. 2009.
26. G. Giustolisi, A. D. Grasso, and S. Pennisi, "High-drive and linear CMOS Class-AB pseudo-differential amplifier", IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 54, pp. 112-116, Feb. 2007. (Pubitemid 46477673)
27. F. N. L. O. Eynde, P. F. M. Ampe, L. Verdeyen, and W. M. C. Sansen, "A CMOS large-swing low-distortion three-stage class AB power amplifier", IEEE J. Solid-State Circuits, vol. 25, pp. 265-273, Feb. 1990.
28. S. Thoutam, J. Ramirez-Angulo, A. Lopez-Martin, and R. G. Carvajal, "Power efficient fully differential low-voltage two stage class AB/AB Op-amp architectures", in IEEE Proc. Int. Symp. Circuits Syst., May 23-26, 2004, vol. 1, pp. I-733-I-736.
29. R. Santos-Tavares, N. Paulino, J. Higino, J. Goes, and J. P. Oliveira, "Optimization of multi-stage amplifiers in deep-submicron CMOS using a distributed/parallel genetic algorithm", in Proc. IEEE Int. Symp. Circuits Syst., May 18-21, 2008, pp. 724-727.
30. Texas Instruments, [Online]. Available: http://focus.ti.com/docs/prod/ folders/print/ths4521.html
31. M. Yavari and O. Shoaei, "Very low-voltage, low-power and fast-settling OTA for switched-capacitor applications", in Proc. 14th Int. Conf. Microelectron., Dec. 2002, pp. 10-13.
32. A. P. Perez, K. Y. B. Nithin, E. Bonizzoni, and F. Maloberti, "Slew-rate and gain enhancement in two stage operational amplifiers", in Proc. IEEE Int. Symp. Circuits Syst., May 2009, pp. 2485-2488.
33. M. M. Ahmadi, "A new modeling and optimization of gain-boosted cascode amplifier for high-speed and low-voltage applications", IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 53, pp. 169-173, Mar. 2006.