Efficient event processing through reconfigurable hardware for algorithmic trading

Proceedings of the VLDB Endowment

Volumn 3, Issue 2, 2010, Pages 1525-1528

  Sadoghi, Mohammad ^a   Labrecque, Martin ^a   Singh, Harsh ^a   Shum, Warren ^a   Jacobsen, Hans Arno ^a  

^a UNIVERSITY OF TORONTO   (Canada)

Author keywords

[No Author keywords available]

Indexed keywords

COMMERCE; COMPUTER HARDWARE; ELECTRONIC TRADING;

ALGORITHMIC TRADING; BOOLEAN EXPRESSIONS; EVENT PROCESSING; EVENT-PROCESSING ENGINE; FINANCIAL DATA; FINANCIAL STRATEGIES; HIGH FREQUENCY HF; PUBLISH/SUBSCRIBE SYSTEM;

RECONFIGURABLE HARDWARE;

EID: 79958755223     PISSN: None     EISSN: 21508097     Source Type: Journal    
DOI: 10.14778/1920841.1921029     Document Type: Article

References (14)

1. M. K. Aguilera, R. E. Strom, D. C. Sturman, M. Astley, and T. D. Chandra. Matching events in a content-based subscription system. In PODC'99.
2. J. Corrigan. Updated traffic projections. OPRA, March'07.
3. J. Daily. There's millions in those microseconds. The Globe & Mail, 29/1/10.
4. F. Fabret, H. A. Jacobsen, F. Llirbat, J. Pereira, K. A. Ross, and D. Shasha. Filtering algorithms and implementation for fast pub/sub systems. SIGMOD'01.
5. K. Heires. Budgeting for latency: If I shave a microsecond, will I see a 10x profit? Securities Industry, 1/11/10.
6. R. Iati. The real story of trading software espionage. TABB Group Perspective, 10/07/09.
7. M. Labrecque et al. NetThreads: Programming NetFPGA with threaded software. In NetFPGA Dev. Workshop'09.
8. M. Labrecque and J. G. Steffan. Improving pipelined soft processors with multithreading. In FPL'07.
9. J. W. Lockwood et al. NetFPGA - an open platform for gigabit-rate network switching and routing. In MSE'07.
10. R. Martin. Wall street's quest to process data at the speed of light. Information Week, 4/21/07.
11. A. Mitra et al. Boosting XML filtering with a scalable FPGA-based architecture. CIDR'09.
12. G. W. Morris et al. FPGA accelerated low-latency market data feed processing. IEEE 17th HPI'09.
13. R. Mueller, J. Teubner, and G. Alonso. Data processing on FPGAs. VLDB'09.
14. R. Mueller, J. Teubner, and G. Alonso. Streams on wires: a query compiler for FPGAs. VLDB'09.