Reliability-aware thermal management for hard real-time applications on multi-core processors

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 2011, Pages 137-142

  Hanumaiah, Vinay ^a   Vrudhula, Sarma ^a  

^a Arizona State University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CHIP-MULTIPROCESSOR; HARD REAL-TIME; HOTSPOTS; LEAKAGE POWER; MULTI-CORE PROCESSOR; OPTIMAL SPEED; OPTIMIZATION PROBLEMS; PEAK TEMPERATURES; POWER CONSUMPTION; POWER REDUCTIONS; PROCESSING CAPABILITY; QUASICONVEX; THERMAL MANAGEMENT; THERMAL MODEL;

OPTIMIZATION;

EID: 79957557730     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (14)

1. T. Chantem, R. P. Dick, and X. S. Hu, "Temperature-aware Scheduling and Assignment for Hard Real-time Applications on MPSoCs," in Proc. DATE, 2008, pp. 288-293.
2. Y. Wang, K. Ma, and X. Wang, "Temperature-constrained Power Control for chip Multiprocessors with Online Model Estimation," SIGARCH Comput. Archit. News, vol. 37, pp. 314-324, 2009.
3. M. D. Powell, M. Gomaa, and T. N. Vijaykumar, "Heat-and-run: Leveraging SMT and CMP to Manage Power Density through the Operating System," in Proc. ASPLOS, 2004, pp. 260-270.
4. V. Hanumaiah, S. Vrudhula, and K. S. Chatha, "Performance Optimal Speed Control of Multi-Core Processors under Thermal Constraints," in Proc. DATE, 2009, pp. 288-293.
5. R. Rao and S. Vrudhula, "Performance Optimal Processor Throttling under Thermal Constraints," in Proc. CASES, 2007, pp. 257-266.
6. M. Monchiero, R. Canal, and A. González, "Power/performance/ thermal Design Space Exploration for Multicore Architectures," IEEE Trans. Parallel and Distributed Sys., 2008.
7. R. Viswanath et al., "Thermal Performance Challenges from Silicon to Systems," Intel Technology Journal, vol. 4, pp. 1-16, 2000.
8. J. Srinivasan et al., "The Case for Lifetime Reliability-Aware Microprocessors," SIGARCH Comput. Archit. News, vol. 32, p. 276, 2004.
9. E. Karl et al., "Reliability Modeling and Management in Dynamic Microprocessor-based Systems," in Proc. DAC, 2006, pp. 1057-1060.
10. K. Waldschmidt et al., "Reliability-Aware Power Management Of Multi-Core Systems (MPSoCs)," in Proc. Dynamically Reconfigurable Architectures, 2006.
11. R. Jayaseelan and T. Mitra, "Temperature Aware Task Sequencing and Voltage Scaling," in Proc. ICCAD, 2008, pp. 618-623.
12. A. K. Coskun et al., "Evaluating the Impact of Job Scheduling and Power Management on Processor Lifetime for Chip Multiprocessors," in Proc. SIGMETRICS, 2009, pp. 169-180.
13. W. Huang et al., "HotSpot: A Compact Thermal Modeling Method for CMOS VLSI Systems," IEEE Trans. VLSI Sys., vol. 14, pp. 501-513, 2006.
14. W. Liao, L. He, and K. M. Lepak, "Temperature and Supply Voltage Aware Performance and Power Modeling at Microarchitecture Level," IEEE Trans. Computer-Aided Design, vol. 24, pp. 1042-1053, 2005.