Portable trace compression through instruction interpretation

ISPASS 2011 - IEEE International Symposium on Performance Analysis of Systems and Software

Volumn , Issue , 2011, Pages 107-116

  Kanev, Svilen ^a   Cohn, Robert ^b  

^a HARVARD UNIVERSITY   (United States)

^b INTEL CORPORATION   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

AMOUNT OF INFORMATION; COMPRESSION SCHEME; DECOMPRESSION TIME; EXECUTION TRACE; FUNCTIONAL SIMULATORS; OPERATING SYSTEMS; PROGRAM BEHAVIOR; REPRODUCIBILITIES; TRACE COMPRESSION; TRACE DENSITY;

PROGRAM PROCESSORS;

TRACE ANALYSIS;

EID: 79957444923     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISPASS.2011.5762720     Document Type: Conference Paper

References (18)

1. "Intel 64 and IA-32 architectures software developer's manuals." [Online]. Available: http://www.intel.com/products/processor/ manuals/
2. H. Patil, C. Pereira, M. Stallcup, G. Lueck, and J. Cownie, "Pinplay: a framework for deterministic replay and reproducible analysis of parallel programs," in CGO '10: Proceedings of the 8th annual IEEE/ACM international symposium on Code generation and optimization. New York, NY, USA: ACM, 2010.
3. S. Narayanasamy et al., "Bugnet: Continuously recording program execution for deterministic replay debugging," ACM SIGARCH Computer Architecture News, vol. 33, no. 2, 2005.
4. E. Federovsky, M. Feder, and S. Weiss, "Branch prediction based on universal data compression algorithms," in Proceedings of the 25th annual international symposium on Computer architecture. IEEE Computer Society, 1998, pp. 62-72.
5. I. Chen et al., "Analysis of branch prediction via data compression," ACM SIGPLAN Notices, vol. 31, no. 9, p. 137, 1996.
6. K. Curewitz et al., "Practical prefetching via data compression," ACM SIGMOD Record, vol. 22, no. 2, p. 266, 1993.
7. M. Burtscher et al., "The VPC Trace-Compression Algorithms," IEEE Transactions on Computers, vol. 54, no. 11, pp. 1329-1344, Nov. 2005.
8. M. Charney, "x86 Endcoder-Decoder (XED)." [Online]. Available: http://www.pintool.org/docs/36111/Xed/html/
9. P. Barham et al., "Xen and the art of virtualization," in Proceedings of the nineteenth ACM symposium on Operating systems principles. ACM, 2003, p. 177.
10. J. Sugerman, G. Venkitachalam, and B. Lim, "Virtualizing I/O devices on VMware workstations hosted virtual machine monitor," Boston, MA, USA, 2001.
11. A. Kivity, Y. Kamay, D. Laor, U. Lublin, and A. Liguori, "KVM: the Linux virtual machine monitor," in Proceedings of the Linux Symposium, vol. 1, 2007, pp. 225-230.
12. "SPEC CPU2006." [Online]. Available: http://www.spec.org/ cpu2006/
13. D. Mihocka and S. Shwartsman, "Virtualization Without Direct Execution or Jitting: Designing a Portable Virtual Machine Infrastructure," in 1st Workshop on Architectural and Microarchitectural Support for Binary Translation in ISCA-35, 2008.
14. C. Luk, R. Cohn, R. Muth, H. Patil, A. Klauser, G. Lowney, S. Wallace, V. Reddi, and K. Hazelwood, "Pin: building customized program analysis tools with dynamic instrumentation," in Proceedings of the 2005 ACM SIGPLAN conference on Programming language design and implementation. ACM, 2005.
15. S. Bhansali et al., "Framework for instruction-level tracing and analysis of program executions," in Proceedings of the 2nd international conference on Virtual execution environments. ACM, 2006.
16. M. Xu et al., "ReTrace : Collecting Execution Trace with Virtual Machine Deterministic Replay," in Proceedings of the Third Annual Workshop on Modeling, Benchmarking and Simulation (MoBS 2007).
17. G. Dunlap et al., "ReVirt: Enabling intrusion analysis through virtual-machine logging and replay," ACM SIGOPS Operating Systems Review, vol. 36, no. SI, p. 224, 2002.
18. E. Schnarr and J. Larus, "Fast out-of-order processor simulation using memoization," in Proceedings of the eighth international conference on Architectural support for programming languages and operating systems. ACM, 1998, pp. 283-294.