Practical and secure PCM systems by online detection of malicious write streams

Proceedings - International Symposium on High-Performance Computer Architecture

Volumn , Issue , 2011, Pages 478-489

  Qureshi, Moinuddin K ^a   Seznec, Andre ^b   Lastras, Luis A ^a   Franceschini, Michele M ^a  

^a IBM T J WATSON RESEARCH CENTER   (United States)

^b CAMPUS DE BEAULIEU   (France)

Author keywords

[No Author keywords available]

Indexed keywords

ACCESS PATTERNS; ATTACK DETECTION; LOW OVERHEAD; MAIN MEMORY; MALICIOUS ATTACK; MEMORY REFERENCES; ON-LINE DETECTION; ORDERS OF MAGNITUDE; PCM SYSTEMS; PERFORMANCE SYSTEM; PRACTICAL SOLUTIONS; PREVENTIVE ACTION; STORAGE OVERHEAD; TYPICAL APPLICATION; WEAR LEVELING; WEAR-LEVELING ALGORITHMS;

ALGORITHMS; COMPUTER HARDWARE DESCRIPTION LANGUAGES; DETECTOR CIRCUITS; DETECTORS; FLASH MEMORY; MEMORY ARCHITECTURE; NETWORK ARCHITECTURE; PHASE CHANGE MEMORY;

ONLINE SYSTEMS;

EID: 79955912664     PISSN: 15300897     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/HPCA.2011.5749753     Document Type: Conference Paper

References (14)

1. B. H. Bloom. Space/time trade-offs in hash coding with allowable errors. Commun. ACM, 13(7):422-426, 1970.
2. R. N. Kalla, B. Sinharoy, W. J. Starke, and M. S. Floyd. Power7: Ibm's next-generation server processor. IEEE Micro, 30(2):7-15, 2010.
3. M. Klamkin and D. J. Newman. Extensions of the birthday surprise. Journal of Combinatorial Theory, 1967.
4. B. Lee et al. Architecting phase change memory as a scalable dram alternative. In ISCA-36, 2009.
5. S. Madara. The future of cooling high density equipment. IBM Power and Cooling Technology Symposium, 2007.
6. M. Qureshi, V. Srinivasan, and J. Rivers. Scalable high performance main memory system using phase-change memory technology. In ISCA-36, 2009.
7. M. K. Qureshi et al. The V-Way Cache: Demand Based Associativity via Global Replacement. In ISCA-32, 2005.
8. M. K. Qureshi et al. Enhancing lifetime and security of pcm-based main memory with start-gap wear leveling. In MICRO-42, 2009.
9. M. K. Qureshi, M. Franceschini, and L. Lastras. Improving read performance of phase change memories via write cancellation and write pausing. In HPCA-16, 2010.
10. M. K. Qureshi, L. A. Lastras, M. M. Franceschini, and J. P. Karidis. Practical and secure pcm-based main-memory system via online attack detection. In workshop on the Use of Emerging Storage and Memory Technologies (WEST-2010) as part of HPCA-16, 2010.
11. N. H. Seong, D. H. Woo, and H.-H. S. Lee. Security refresh: Prevent malicious wear-out and increase durability for phase-change memory with dynamically randomized address mapping. In ISCA-37, 2010.
12. A. Seznec. Towards phase change memory as a secure main memory. Technical report, INRIA, Nov. 2009.
13. A. Seznec. A phase change memory as a secure main memory. IEEE Computer Architecture Letters, Feb 2010.
14. P. Zhou et al. A durable and energy efficient main memory using phase change memory technology. In ISCA-36, 2009.