Model-based verification and estimation framework for dynamically partially reconfigurable systems

IEEE Transactions on Industrial Informatics

Volumn 7, Issue 2, 2011, Pages 287-301

  Huang, Chun Hsian ^a   Hsiung, Pao Ann ^a  

^a NATIONAL CHUNG CHENG UNIVERSITY   (Taiwan)

Author keywords

Dynamically partially reconfigurable systems; unified modeling language (UML); verification and estimation

Indexed keywords

DE FACTO STANDARD; DIRECT INTERACTIONS; ESTIMATION METHODS; FUNCTIONAL VERIFICATION; HARDWARE ARCHITECTURE; HARDWARE FUNCTIONALITIES; HARDWARE/SOFTWARE CO-DESIGN; INDUSTRIAL SETTINGS; MODEL BASED VERIFICATION; MODEL CHECKER; MODEL TRANSLATORS; MODEL-BASED; MODEL-DRIVEN ARCHITECTURE; PERFORMANCE ESTIMATION; RECONFIGURABLE NETWORK; RECONFIGURABLE SYSTEMS; REDUCING SYSTEMS; RUNTIMES; TIMED AUTOMATA MODELS; UML MODEL; UNIFIED MODELING; VERIFICATION PROCESS;

COMPUTER HARDWARE; ESTIMATION; INDUSTRY; NETWORK ARCHITECTURE; NETWORK SECURITY; REAL TIME SYSTEMS; RECONFIGURABLE HARDWARE; SEMANTICS; SOFTWARE ARCHITECTURE; STRUCTURAL DESIGN; UNIFIED MODELING LANGUAGE;

MODEL CHECKING;

EID: 79955808627     PISSN: 15513203     EISSN: None     Source Type: Journal    
DOI: 10.1109/TII.2011.2123901     Document Type: Article

References (24)

1. T. Beierlein, D. Fröhlich, and B. Steinbach, "Model-driven compilation of UML-models for reconfigurable architectures," in Proc. 2nd RTAS Workshop on Model-Driven Embedded Syst. (MoDES'04), May 2004.
2. S. Bernardi, J. Campos, and J. Merseguer, "Timing-failure risk assessment of UML design using time petri net bound techniques," IEEE Trans. Ind. Informat., vol. 7, no. 1, pp. 90-104, Feb. 2011.
3. M. Borgatti, A. Capello, U. Rossi, J. L. Lambert, I. Moussa, F. Fummi, and G. Pravadelli, "An integrated design and verification methodology for reconfigurable multimedia systems," in Proc. Conf. Design, Autom. Test in Europe (DATE'05), Mar. 2005, vol. 3, pp. 266-271. (Pubitemid 44172244)
4. S. Burmester, H. Giese, and W. Schafe, "Model-driven architecture for hard real-time systems: From platform independent models to code," in Proc. 1st Eur. Conf. Model Driven Architecture-Foundations and Applications (ECMDA-FA), Oct. 2005, vol. 3748, LNCS, pp. 25-40.
5. E. M. Clarke and E. A. Emerson, "Design and sythesis of synchronization skeletons using branching time temporal logic," in Proc. Logics of Programs Workshop, May 1981, vol. 131, LNCS, pp. 52-71.
6. A. DeHon, Y. Markovsky, E. Caspi, M. Chu, R. Huang, S. Perissakis, L. Pozzi, J. Yeh, and J. Wawrzynek, "Stream computations organized for reconfigurable execution," Microprocess. Microsyst., vol. 30, no. 6, pp. 334-354, Mar. 2006. (Pubitemid 44067251)
7. T. A. Henzinger, X. Nicollin, J. Sifakis, and S. Yovine, "Symbolic model checking for real-time systems," Inform. Comput., vol. 111, no. 2, pp. 394-406, Jun. 1992. (Pubitemid 23561993)
8. P.-A. Hsiung, S.-W. Lin, Y.-R. Chen, C.-H. Huang, C. Shih, and W. C. Chu, "Modeling and verification of real-time embedded systems with urgency," J. Syst. Softw., vol. 82, no. 10, pp. 1627-1641, Oct. 2009, 10.1016/j.jss.2009.03.013.
9. P.-A. Hsiung, S.-W. Lin, C.-H. Tseng, T.-Y. Lee, J.-M. Fu, and W.-B. See, "VERTAF: An application framework for the design and verification of embedded real-time software," IEEE Trans. Softw. Eng., vol. 30, no. 10, pp. 656-674, Oct. 2004. (Pubitemid 40274359)
10. C.-H. Huang and P.-A. Hsiung, "Software-controlled dynamically swappable hardware design in partially reconfigurable systems," EURASIP J. Embedded Syst., 2008, 10.1155/2008/231940, Article ID 231940.
11. C.-H. Huang and P.-A. Hsiung, "UML-based hardware/software co-design platform for dynamically partially reconfigurable network security systems," in Proc. 13th IEEE Asia-Pacific Comput. Syst.s Architecture Conf. (ACSAC), Aug. 2008, 10.1109/APCSAC.2008.4625436.
12. C.-H. Huang and P.-A. Hsiung, "On the use of a UML-based HW/SW co-design platform for reconfigurable cryptographic systems," in Proc. IEEE Int. Symp. Circuits Syst. (ISCAS), May 2009, pp. 2221-2224.
13. J. Kim, I. Kang, J.-Y. Choi, and I. Lee, "Timed and resource-oriented statecharts for embedded software," IEEE Trans. Ind. Informat., vol. 6, no. 4, pp. 568-578, Nov. 2010.
14. M. Kloetzer, C. Mahulea, C. Belta, and M. Silva, "An automated framework for formal verification of timed continuous petri nets," IEEE Trans. Ind. Informat., vol. 6, no. 3, pp. 460-471, Aug. 2010.
15. P. Lysaght, B. Blodget, J. Mason, J. Young, and B. Bridgford, "Enhanced architectures, design methodologies and CAD tools for dynamic reconfiguration of Xilinx FPGAS," in Proc. Int. Conf. Field Programmable Logic and Appl. (FPL'06), Aug. 2006, pp. 12-17.
16. G. Madl, S. Pasricha, N. Dutt, and S. Abdelwahed, "Cross-abstraction functional verification and performance analysis of chip multiprocessor designs," IEEE Trans. Ind. Informat., vol. 56, no. 3, pp. 241-256, Aug. 2009.
17. R. Manevich, J. Field, T. A. Henzinger, G. Ramalingam, and M. Sagiv, "Abstract counterexample-based refinement for powerset domains," in Proc. Program Anal. Compilation, Theory and Practice, 2007, vol. 4444, LNCS, pp. 273-292. (Pubitemid 351256483)
18. E. Monmasson and M. N. Cirstea, "FPGA design methodology for industrial control systems-A review," IEEE Trans. Ind. Electron., vol. 54, no. 4, pp. 1824-1842, Aug. 2007. (Pubitemid 47097232)
19. I. R. Quadri, S. Meftali, and J.-L. Dekeyser, "High level modeling of dynamic reconfigurable FPGAs," Int. J. Reconfigurable Computing, 2009, 10.1155/2009/408605, Article ID 408605.
20. J. P. Queille and J. Sifakis, "Specification and verification of concurrent systems in CESAR," in Proc. Int. Symp. Program., Apr. 1982, vol. 137, LNCS, pp. 337-351. (Pubitemid 13564444)
21. A. Raabe, P. A. Hartmann, and J. K. Anlauf, "ReChannel: Describing and simulating reconfigurable hardware in systemC," ACM Trans. Design Autom. Electron. Syst., vol. 13, no. 1, pp. 1-18, Jan. 2008.
22. J. J. Rodriguez-Andina, M. J. Moure, and M. Valdes, "Features, design tools, and application domains of FPGAs," IEEE Trans. Ind. Electron., vol. 54, no. 4, pp. 1810-1823, Aug. 2007. (Pubitemid 47271262)
23. T.-Y. Sun, S.-T. Hsieh, H.-M. Wang, and C.-W. Lin, "Floorplanning based on particle swarm optimization," in Proc. IEEE Comput. Soc. Annu. Symp. VLSI, 2006, pp. 7-11. (Pubitemid 44488319)
24. F. Wang and P.-A. Hsiung, "Efficient and user-friendly verification," IEEE Trans. Comput., vol. 51, no. 1, pp. 61-83, Jan. 2002. (Pubitemid 34129843)