A high-performance single-phase phase-locked-loop with fast line-voltage amplitude tracking

Conference Proceedings - IEEE Applied Power Electronics Conference and Exposition - APEC

Volumn , Issue , 2011, Pages 1622-1628

  Dong, Dong ^a   Boroyevich, Dushan ^a   Mattavelli, Paolo ^a   Cvetkovic, Igor ^a  

^a Virginia Polytechnic Institute and State University   (United States)

Author keywords

Phase Locked Loop; Single phase

Indexed keywords

ANALYTICAL SIMULATIONS; D-Q TRANSFORMATION; DC OFFSETS; FAST TRACKS; FEED-BACK LOOP; HARMONIC FREQUENCY; INPUT SIGNAL; INPUT VOLTAGES; SECOND ORDERS; SINGLE-PHASE; STEADY STATE ERRORS;

DC POWER TRANSMISSION; POWER ELECTRONICS;

JITTER;

EID: 79955767926     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/APEC.2011.5744812     Document Type: Conference Paper

References (16)

1. M. Ciobotaru, R. Teodorescu, F. Blaabjerg, "A New Single-Phase PLL Structure Based on Second Order Generalized Integrator," in IEEE Power Electronics Specialists Conference, 2006, pp. 1-6
2. A. Timbus, M. Liserre, R. Teodorescu, et al., "Synchronization Methods for Three Phase Distributed Power Generation Systems, An Overview and Evaluation," in IEEE Power Electronics Specialists Conference, 2005, pp. 2474-2481.
3. S. K. Chung, H. B. Shin, H. W. Lee, "Precision Control of Single-phase PWM Inverter using PLL Compensation," in IEE Proc. of Electric Power Applications, 2005, pp. 429-436.
4. Se-Kyo Chung, "A Phase Tracking System for Three Phase Utility Interface Inverters," IEEE Transactions on Power Electronics, vol. 15, no. 3, pp. 431-438, May 2000.
5. B. Y. Bae, H. Byung-Moon, "Novel 3-phase Phase-Locked Loop Composed of Adaptive Linear Combiner," in European Conference on Power Electronics and Applications, 2007, pp. 1-10.
6. S. M. Silva, B. M. Lopes, B. J. C. Filho, et al., "Performance Evaluation of PLL Algorithms for Single-phase Grid-connected Systems," in IEEE Industry Applications Conference, 2004, pp. 2259-2263.
7. "IEEE Standard for Interconnecting Distributed Resources with Electric Power Systems," IEEE Std. 1547-2003, 2003.
8. K. D Brabandere, T. Loix, K. Engelen, B. Bolsens, J. Van den Keybus, J. Driesen, R. Belmans, "Design and Operation of a Phase-Locked Loop with Kalman Estimator-Based Filter for Single-phase Applications," in IEEE Industrial Electronics Society Conference, 2007, pp. 525-530.
9. T. Thacker, Ruxi Wang, Dong Dong, R. Burgos, F. Wang, D. Boroyevich, "Phase-Locked Loops using State-Variable Feedback for Single-phase Converter Systems," in IEEE Applied Power Electronics Conference and Exposition, 2009, pp. 864-870.
10. nd ed.: Wiley-IEEE Press, 2007.
11. J. R. C. Piqueira, A. Z. Caligares, L. H. A. Monteiro, "Considering Double Frequency Terms from Phase Detectors in Synchronous master-slave networks," in Proc. of the Thirty-Eighth Southeastern Symposium on System Theory, 2006, pp. 453-356.
12. th ed.: McGraw Hill, 2007.
13. nd ed.: Whiley-IEEE Press, 2007.
14. J. Park and F. Maloberti, "Fractional-N PLL with 90° phase shift lock and active switched-capacitor loop filter," in IEEE Custom Integrated Circuits Conference, 2005, pp. 329-332
15. S. M. Shahruz, "Novel Phase-locked Loops with Enhanced Locking Capacbilities," in Proc. American Control Conference, 2002, pp. 4086-4091
16. Dong Dong, T. Thacker, R. Burgos, D. Boroyevich, F. Wang, "On Zero Steady-state Error of Single-phase PWM Inverters Voltage Control and Phase-Locked Loop System," in IEEE Energy Conversion Congress and Exposition, 2009, pp. 892-899.