Exploring the effects of on-chip thermal variation on high-performance multicore architectures

Transactions on Architecture and Code Optimization

Volumn 8, Issue 1, 2011, Pages

  Cher, Chen Yong ^a   Kursun, Eren ^a  

^a IBM T J WATSON RESEARCH CENTER   (United States)

Author keywords

Multicore architectures; Temperature management; Temperature aware scheduling; Thermal efficiency; Thermal imaging; Thermal variation

Indexed keywords

MULTICORE ARCHITECTURES; TEMPERATURE MANAGEMENT; THERMAL EFFICIENCY; THERMAL IMAGING; THERMAL VARIATION;

CHIP SCALE PACKAGES; ENERGY EFFICIENCY; HEATING; INFRARED IMAGING; MANAGEMENT; SENSORS; SOFTWARE ARCHITECTURE; TEMPERATURE CONTROL;

SCHEDULING;

EID: 79955684081     PISSN: 15443566     EISSN: 15443973     Source Type: Journal    
DOI: 10.1145/1952998.1953000     Document Type: Article

References (33)

1. BERNSTEIN, K., FRANK, D.J., GATTIKER, A.E., HAENSCH, W., JI, B.L., NASSIF, S.R., NOWAK, E.J., PEARSON, D.J., AND ROHRER, N. J. 2006. High-performance CMOS variability in the 65-nm regime and beyond. IBM J. Res. Devel. 50, 4/5, 433-449. (Pubitemid 44364163)
2. Chaparro, R, Gonzalez, J., Magklis, G., Cai, Q., and Gonzalez, A. 2007. Understanding the thermal implications of multi-core architectures. IEEE Trans. Parall. Distrib. Syst. 18, 8, 1055-1065. (Pubitemid 47321512)
3. CHAPARRO, P., GONZALEZ, J., AND GONZALEZ, A. 2004. Thermal-aware clustered microarchitecture. In Proceedings of the IEEE International Conference on Computer Design, 48-53.
4. CHOI, J., CHER, C.Y., FRANKE, H., HAMANN, H., WEGER, A., AND BOSE, P. 2007. Thermal-aware task scheduling at the systems software level. In Proceedings of the International Symposium on Low Power Electronics Design, 213-218. (Pubitemid 350239928)
5. CHONG, F. 2008. Towards more sustainable computer design. In Proceedings of the IEEE International Conference on Computer Design.
6. CHUNG, S.W. AND SKADRON, K. 2008. A novel software solution for localized thermal problems. In Proceedings of the IEEE International Symposium on Parallel and Distributed Processing and Applications, 63-74.
7. COSKUN, A.K., SIMUNIC ROSING, T., WHISNANT, K.A., AND GROSS, K. C. 2008. Static and dynamic temperature- aware scheduling for multiprocessor SoCs. IEEE Trans. VLSI Syst. 16, 9.
8. DAS, A., OZDMIR, S., MEMIK, G., ZAMBRENO, J., AND CHOUDHARY, A. 2007. Mitigating the effects of process variations: Architectural approaches for improving batch performance. In Proceedings of the International Symposium on Computer Architecture, 129-136.
9. De Vusyt, M., Kumat, R., and Tullsen, D. 2006. Exploiting unbalanced thread scheduling for energy and performance on a CMP of SMT processors. In Proceedings of the Parallel and Distributed Processing Symposium.
10. DONALD, J. AND MARTONOSI, M. 2006. Power efficiency for variation-tolerant multi-core processors. In Proceedings of the International Symposium on Low Power Electronics Design, 304-309. (Pubitemid 46609754)
11. DONALD, J. AND MARTONOSI, M. 2006. Techniques for multi-core thermal management: Classification and new exploration. In Proceedings of International Symposium on Computer Architecture, 78-88. (Pubitemid 46016606)
12. GARG, S. AND MARCULESCU, D. 2008. System level throughput analysis for process variation adaptive multiple voltage-frequency island designs. ACM Trans. Des. Auto. Electron. Syst. 13, 4, 1-25.
13. GHIASI, S., KELLER, T., AND RAWSON, F. 2005. Scheduling for heterogeneous processors in server systems. In Proceedings of the Conference on Computing Frontiers, 199-210. (Pubitemid 43325355)
14. GOMAA, M., POWELL, M.D., AND VIJAYKUMAR, T. N. 2004. Heat and run: Leveraging SMT and CMP to manage power density through the operating system. In Proceedings of Architectural Support for Programming Languages and Operating Systems, 260-270.
15. GUNTHER, S., BINNS, F., CARMEAN, D., AND HALL, J. 2001. Managing the impact of increasing microprocessor power consumption. Intel Technol. J. 5.
16. HANSON, H., KECKLER, S., RAJAMANI, K., GHIASI, S., RAWSON, F., AND RUBIO, J. 2007. Power, performance and thermal management of high-performance systems. In Proceedings of International Parallel and Distributed Processing Symposium, 1-8.
17. Herbert S. and Marculescu, D. 2009. Mitigating the impact of variability on chip-multiprocessor power and performance. IEEE Trans. VLSI Syst. 17, 10, 1520-1533.
18. HUANG, W., STAN, M., SANKARANARAYANAN, K., RIBANDO, R., AND SKADRON, K. 2008. Many-core design from a thermal perspective. In Proceedings of IEEE/ACM Design Automation Conference, 746-749.
19. HUMENAY, E., TARJAN, D., AND SKADRON, K. 2007. Impact of process variation on multi-core performance symmetry. In Proceedings of the Design Automation and Test Conference in Europe, 1653-1658. (Pubitemid 47334201)
20. LIANG, X. AND BROOKS, D. 2006. Microarchitecture parameter selection to optimize system performance under process variation, In Proceedings of the International Conference on Computer- Aided Design, 429-436.
21. MARCULESCU, D. AND TALPES, E. 2005. Variability and energy awareness: A microarchitecture-level perspective. In Proceedings of the Design Automation Conference, 11-16. (Pubitemid 41675392)
22. MARCULESCU, D. AND GARG, S. 2008. Process-driven variability analysis for single and multiple voltage- frequency island, latency-constrained systems. IEEE Trans. Comput.-Aid. Design Integr. Circuits Syst. 27, 5, 893-905.
23. Monchiero, M., Canal, R., and Gonzalez, A. 2008. Power/performance/ thermal design-space exploration for multi-core architectures. IEEE Trans. Parall. Distrib. Syst. 19, 5, 666-681. (Pubitemid 351583569)
24. ROMANESCU, B., BAUER, M.E., OZEV, S., AND SORIN, D. 2008. Reducing the Iimpact of intra-core process variability with criticality-based resource allocation and prefetching. In Proceedings of the International Conference on Computing Frontiers, 129-138.
25. SARANGI, S., GRESKAMP, B., TIWARI, A., AND TORRELLAS, J. 2008. EVAL: Utilizing processors with variation- induced timing errors. In Proceedings of the 41st International Symposium on Microarchitecture (MICRO).
26. SOUNDARARAJAN, N., YANAMANDRA, A., NICOPOULOS, C, NARAYANAN, V., SIVASUBRAMANIAM, A., AND IRWIN, M.J. 2008. Analysis and solutions to issue queue process variation. In Proceedings of Dependable Systems and Networks (DCCS), 11-21.
27. STAVROU, K. AND TRANCOSO, P. 2007. Temperature-aware scheduling for future chip multiprocessors. EURASIP, J. Embe. Systems, Article ID 48926.
28. TEODORESCU, R. AND TORRELLAS, J. 2008. Variation-aware application scheduling and power management for chip multiprocessors. In Proceedings of the 35th Annual International Symposium on Computer Architecture (ISCA).
29. TEODORESCU, R., NAKANO, J., TIWARI, A., AND TORRELLAS, J. 2007. Mitigating parameter variation with dynamic fine-grain body biasing. In Proceedings of the 40th International Symposium on Microarchitecture (MICRO).
30. TIWARI, A., SARANGI, S.R., AND TORELLAS, J. 2007. ReCycle: Pipeline adaptation to tolerate process variation. In Proceedings of the International Symposium on Computer Architecture, 323-334. (Pubitemid 47582114)
31. USDOE. 2008. United States Department of Energy, Energy Efficiency and Renewable Energy, Data Center Energy Efficiency Program.
32. WINTER, J. AND ALBONESI, D. 2008. Addressing thermal non-uniformity in SMT workloads. Trans. Arch. Code Optim. 5, 1.
33. VENTON, T., MILLER, M., KALLA, R., AND BLANCHARD, A. 2005. A Linux-based tool for hardware bring up, Linux development and manufacturing. IBM Syst. J. 44, 2, 319-329. (Pubitemid 40794691)