![]() |
Volumn 1673, Issue , 1999, Pages 365-370
|
Pipelined floating point arithmetic optimized for FPGA architectures
|
Author keywords
[No Author keywords available]
|
Indexed keywords
COMPUTER CIRCUITS;
DIGITAL ARITHMETIC;
FIELD PROGRAMMABLE GATE ARRAYS (FPGA);
INTEGRATED CIRCUIT DESIGN;
NUMBER THEORY;
PIPELINES;
THREE DIMENSIONAL COMPUTER GRAPHICS;
3D COMPUTER GRAPHICS;
ALTERNATIVE ALGORITHMS;
ARITHMETIC UNIT;
EFFICIENT ARCHITECTURE;
FLOATING POINT UNITS;
FPGA ARCHITECTURES;
LOGIC FUNCTIONS;
SYNTHESIS TOOL;
COMPUTER ARCHITECTURE;
|
EID: 79955160166
PISSN: 03029743
EISSN: 16113349
Source Type: Book Series
DOI: 10.1007/978-3-540-48302-1_39 Document Type: Conference Paper |
Times cited : (2)
|
References (9)
|